Intrinsic use control for system and use controlled component security
Abstract
An Initialization Unit (IU) initiates an initial secure connection with an Intrinsic Use Control (IUC) Chip based on very large random numbers (VLRNs). The IUC Chip in turn initiates a secondary secure connection between it and one or more Use Controlled Components (UCCs). Polling by the IU allows confirmation of an ongoing secure connection, and also allows the IUC Chip to confirm the secondary secure connection to the UCCs. Removal or improper polling response from one of the UCCs results in a response from the IUC Chip that may include notification of tampering, or temporary or permanent discontinued operation of the offending UCC. Permanent discontinued operation may include destruction of the offending UCC, and cascaded discontinued operation of all other UCCs secured by the IUC Chip. A UCC may in turn be another nested layer of IUC Chips, controlling a corresponding layer of UCCs, ad infinitum.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1771732
- Patent Number(s):
- 10867079
- Application Number:
- 16/034,080
- Assignee:
- Lawrence Livermore National Security, LLC (Livermore, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 07/12/2018
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Hart, Mark Miles. Intrinsic use control for system and use controlled component security. United States: N. p., 2020.
Web.
Hart, Mark Miles. Intrinsic use control for system and use controlled component security. United States.
Hart, Mark Miles. Tue .
"Intrinsic use control for system and use controlled component security". United States. https://www.osti.gov/servlets/purl/1771732.
@article{osti_1771732,
title = {Intrinsic use control for system and use controlled component security},
author = {Hart, Mark Miles},
abstractNote = {An Initialization Unit (IU) initiates an initial secure connection with an Intrinsic Use Control (IUC) Chip based on very large random numbers (VLRNs). The IUC Chip in turn initiates a secondary secure connection between it and one or more Use Controlled Components (UCCs). Polling by the IU allows confirmation of an ongoing secure connection, and also allows the IUC Chip to confirm the secondary secure connection to the UCCs. Removal or improper polling response from one of the UCCs results in a response from the IUC Chip that may include notification of tampering, or temporary or permanent discontinued operation of the offending UCC. Permanent discontinued operation may include destruction of the offending UCC, and cascaded discontinued operation of all other UCCs secured by the IUC Chip. A UCC may in turn be another nested layer of IUC Chips, controlling a corresponding layer of UCCs, ad infinitum.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Dec 15 00:00:00 EST 2020},
month = {Tue Dec 15 00:00:00 EST 2020}
}
Works referenced in this record:
Non-Deterministic Statistical Data Generator
patent-application, August 2011
- Johnston, Richard; Strauss, William
- US Patent Application 12/996747; 20110191399
Memory Controller With Write Data Error Detection And Remediation
patent-application, August 2014
- Wang, Yuanlong; Ware, Frederick
- US Patent Application 14/175955; 20140223269
Method for programming a DMA controller in a system on a chip and associated system on a chip
patent-application, July 2006
- Martinez, Albert; Orlando, M. William
- US Patent Application 11/187601; 20060168365
Apparatus And Method Of Generating Random Number
patent-application, September 2010
- Shim, Jun Seok; Park, Young Sun
- US Patent Application 12/749689; 20100250637
Connection Of Multiple Semiconductor Memory Devices With Chip Enable Function
patent-application, April 2013
- Schuetz, Roland
- US Patent Application 13/588195; 20130094271
Program and operation verification
patent, February 2013
- Westerinen, William J.; Yadav, Hanumant Kumar; Carpenter, Todd L.
- US Patent Document 8,375,219
Integrated Circuit Chip And Circuit Network
patent-application, January 2010
- Tamura, Hirotaka; Kibune, Masaya
- US Patent Application 12/562648; 20100011265
Validating Operation Of System-On-Chip Controller For Storage Device Using Programmable State Machine
patent-application, June 2014
- Bastimane, Sachin
- US Patent Application 13/720103; 20140173346