Smart memory buffers
Abstract
An example method involves receiving, at a first memory node, data to be written at a memory location in the first memory node. The data is received from a device. At the first memory node, old data is read from the memory location, without sending the old data to the device. The data is written to the memory location. The data and the old data are sent from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information. The parity information is based on the data stored in the first memory node.
- Inventors:
- Issue Date:
- Research Org.:
- Hewlett Packard Enterprise Development LP, Houston, TX (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1637874
- Patent Number(s):
- 10585602
- Application Number:
- 16/011,187
- Assignee:
- Hewlett Packard Enterprise Development LP (Houston, TX)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- SC0005026
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 06/18/2018
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Yoon, Doe Hyun, Muralimanohar, Naveen, Chang, Jichuan, and Ranganathan, Parthasarathy. Smart memory buffers. United States: N. p., 2020.
Web.
Yoon, Doe Hyun, Muralimanohar, Naveen, Chang, Jichuan, & Ranganathan, Parthasarathy. Smart memory buffers. United States.
Yoon, Doe Hyun, Muralimanohar, Naveen, Chang, Jichuan, and Ranganathan, Parthasarathy. Tue .
"Smart memory buffers". United States. https://www.osti.gov/servlets/purl/1637874.
@article{osti_1637874,
title = {Smart memory buffers},
author = {Yoon, Doe Hyun and Muralimanohar, Naveen and Chang, Jichuan and Ranganathan, Parthasarathy},
abstractNote = {An example method involves receiving, at a first memory node, data to be written at a memory location in the first memory node. The data is received from a device. At the first memory node, old data is read from the memory location, without sending the old data to the device. The data is written to the memory location. The data and the old data are sent from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information. The parity information is based on the data stored in the first memory node.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Mar 10 00:00:00 EDT 2020},
month = {Tue Mar 10 00:00:00 EDT 2020}
}
Works referenced in this record:
Memory Management System and Method
patent-application, October 2008
- Bennett, Jon C. R.
- US Patent Application 12/079364; 20080250270
Method for performing a RAID stripe write operation using a drive XOR command set
patent, April 1998
- DeKoning, Rodney A.
- US Patent Document 5,742,752
Systems, Methods, and Apparatuses for Hybrid Memory
patent-application, June 2011
- Casper, Bryan; Mooney, Randy; Dunning, Dave
- US Patent Application 12/655590; 20110161748
Synchronization method for loosely coupled arrays of redundant disk drives
patent, January 1996
- Mendelsohn, Noah R.
- US Patent Document 5,488,731
Storage Subsystem
patent-application, September 2011
- Kitahara, Jun; Takada, Masanori; Sugimoto, Sadahiro
- US Patent Application 12/526666; 20110238885
XOR controller for a storage subsystem
patent, January 1997
- Winkler, Jeffrey L.; Wilcox, Jeffrey
- US Patent Document 5,594,862
i-NVMM
conference, June 2011
- Chhabra, Siddhartha; Solihin, Yan
- Proceedings of the 38th annual international symposium on Computer architecture
Securely and Autonomously Synchronizing Data in a Distributed Computing Environment
patent-application, July 2002
- Norris, Jeffrey S.; Backes, Paul G.
- US Patent Application 09/746550; 20020095568
Hybrid Volatile and Non-Volatile Memory Device
patent-application, May 2010
- Best, Scott C.
- US Patent Application 12/596115; 20100110748
Read-Modify-Write Protocol for Maintaining Parity Coherency in a Write-Back Distributed Redundancy Data Storage System
patent-application, August 2011
- Hafner, James L.; Pandey, Prashant; Thakur, Tarun
- US Patent Application 12/710123; 20110208995
Data pipelining method and apparatus for memory control circuit
patent, April 2002
- Estakhri, Petro
- US Patent Document 6,374,337
Redundant Array of Independent Storage
patent-application, August 2011
- Popovski, Vladimir; Nahum, Nelson; Pinson, Jeremy M.
- US Patent Application 12/959622; 20110202721
Data storage device matrix architecture
patent, August 1996
- DuLac, Keith B.
- US Patent Document 5,550,986
PDRAM: a hybrid PRAM and DRAM main memory system
conference, January 2009
- Dhiman, Gaurav; Ayoub, Raid; Rosing, Tajana
- Proceedings of the 46th Annual Design Automation Conference on ZZZ - DAC '09
Scalable high performance main memory system using phase-change memory technology
conference, January 2009
- Qureshi, Moinuddin K.; Srinivasan, Vijayalakshmi; Rivers, Jude A.
- Proceedings of the 36th annual international symposium on Computer architecture - ISCA '09
Memory System and Method of Using Same
patent-application, February 2003
- Walton, John K.; Bermingham, Michael; MacLellan, Christopher S.
- US Patent Application 09/927042; 20030033572
Data File Migration from a Mirrored Raid to a Non-Mirrored XOR-Based Raid without Rewriting the Data
patent-application, October 2003
- Holland, Mark C.; Welch, Brent B.
- US Patent Application 10/109998; 20030188097
Method of Managing a Solid State Drive, Associated Systems and Implementations
patent-application, April 2010
- Heo, Jin Gyu; Lee, Donggi; Hwang, Seongsik
- US Patent Application 12/585935; 20100082890
Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems
conference, June 2011
- Udipi, Aniruddha N.; Muralimanohar, Naveen; Balasubramonian, Rajeev
- Proceedings of the 38th annual international symposium on Computer architecture
Memory controller using time-staggered lockstep sub-channels with buffered memory
patent, November 2011
- Christenson, Bruce A.; Agarwal, Rajat
- US Patent Document 8,060,692
Methods and arrangements for hybrid data storage
patent, September 2009
- Daniels, Scott Leonard
- US Patent Document 7,584,335
Page placement in hybrid memory systems
conference, January 2011
- Ramos, Luiz E.; Gorbatov, Eugene; Bianchini, Ricardo
- Proceedings of the international conference on Supercomputing - ICS '11
Method and system for detecting fraudulent data update
patent, November 1999
- Akatsu, Masaharu
- US Patent Document 5,982,890
Hybrid memory device with single interface
patent, May 2010
- Panabaker, Ruston; Creasey, Jack
- US Patent Document 7,716,411