Centrally managed unified shared virtual address space
Abstract
Systems, apparatuses, and methods for managing a unified shared virtual address space. A host may execute system software and manage a plurality of nodes coupled to the host. The host may send work tasks to the nodes, and for each node, the host may externally manage the node's view of the system's virtual address space. Each node may have a central processing unit (CPU) style memory management unit (MMU) with an internal translation lookaside buffer (TLB). In one embodiment, the host may be coupled to a given node via an input/output memory management unit (IOMMU) interface, where the IOMMU frontend interface shares the TLB with the given node's MMU. In another embodiment, the host may control the given node's view of virtual address space via memory-mapped control registers.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1420778
- Patent Number(s):
- 9892058
- Application Number:
- 14/970,940
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- AC52-07NA27344
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2015 Dec 16
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Wilkes, John. Centrally managed unified shared virtual address space. United States: N. p., 2018.
Web.
Wilkes, John. Centrally managed unified shared virtual address space. United States.
Wilkes, John. Tue .
"Centrally managed unified shared virtual address space". United States. https://www.osti.gov/servlets/purl/1420778.
@article{osti_1420778,
title = {Centrally managed unified shared virtual address space},
author = {Wilkes, John},
abstractNote = {Systems, apparatuses, and methods for managing a unified shared virtual address space. A host may execute system software and manage a plurality of nodes coupled to the host. The host may send work tasks to the nodes, and for each node, the host may externally manage the node's view of the system's virtual address space. Each node may have a central processing unit (CPU) style memory management unit (MMU) with an internal translation lookaside buffer (TLB). In one embodiment, the host may be coupled to a given node via an input/output memory management unit (IOMMU) interface, where the IOMMU frontend interface shares the TLB with the given node's MMU. In another embodiment, the host may control the given node's view of virtual address space via memory-mapped control registers.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Feb 13 00:00:00 EST 2018},
month = {Tue Feb 13 00:00:00 EST 2018}
}
Works referenced in this record:
Memory manager for multi-media apparatus and method therefor
patent, July 2001
- Hicok, Gary D.; Michelsen, Jeffery M.
- US Patent Document 6,266,753
Computer graphics processing system, computer memory, and method of use with computer graphics processing system utilizing hierarchical image depth buffer
patent, April 2006
- Sell, John V.
- US Patent Document 7,030,877
Concurrent task execution in a multi-processor, single operating system environment
patent-application, February 2004
- Chauvel, Gerard; D'Inverno, Dominique
- US Patent Application 10/632077; 20040025161
Method and apparatus for processing 2D operations in a tiled graphics architecture
patent, November 2004
- Hsieh, Hsien-Cheng E.; Pentkovski, Vladimir; Tsai, Hsin-Chu
- US Patent Document 6,819,321
Shared Virtual Address Space for Heterogeneous Processors
patent-application, December 2016
- Cheng, Gongxian Jeffrey; Fowler, Mark; Rogers, Philip J.
- US Patent Application 14/747944; 20160378674
Information processor and multi-hit control method
patent-application, February 2006
- Hirano, Takahito; Yamazaki, Iwao; Motokurumada, Tsuyoshi
- US Patent Application 10/986891; 20060026382
Synchronized two-level graphics processing cache
patent, November 2004
- Fu, Chih-Hong; Ling, I-Chung; Hsu, Huai-Shih
- US Patent Document 6,825,848
Method and apparatus for determining texture values of graphical images
patent, May 2001
- Kirk, David B.; Priem, Curtis
- US Patent Document 6,239,808
Translation lookaside buffer (TLB) arrangement wherein the TLB contents are retained from task when it is swapped out and reloaded when the task is rescheduled
patent, June 1997
- Hays, Kirk I.; Smith, Wayne Duncan
- US Patent Document 5,640,533
Method and apparatus to power up an integrated device from a low power state
patent, January 2003
- Nookala, Narasimha R.; Venkatapuram, Prahlad
- US Patent Document 6,510,525
Software controlled cache configuration based on average miss rate
patent, January 2004
- Chauvel, Gerard; D'Inverno, Dominique; Lasserre, Serge
- US Patent Document 6,681,297
Shared virtual address translation unit for a multiprocessor system
patent, November 1984
- Fukunaga, Yasushi; Bandoh, Tadaaki; Matsumoto, Hidekazu
- US Patent Document 4,481,573
Dynamically Switching A Workload Between Heterogeneous Cores Of A Processor
patent-application, April 2014
- Sakarda, Premanand
- US Patent Application 13/645081; 20140101411
Method for patching virtually aliased pages by a virtual-machine monitor
patent, May 2007
- de Dinechin, Christophe; Kjos, Todd; Ross, Jonathan K.
- US Patent Document 7,213,125
Pipelined processor operating in different power mode based on branch prediction state of branch history bit encoded as taken weakly not taken and strongly not taken states
patent, April 1998
- Kennedy, A. Richard; Croxton, Cody B.
- US Patent Document 5,740,417
Shared translation look-aside buffer and method
patent-application, December 2006
- Plondke, Erich; Anderson, William C.; Codrescu, Lucian
- US Patent Application 11/165757; 20060294341
Coherent visibility sorting and occlusion cycle detection for dynamic aggregate geometry
patent, July 2001
- Snyder, John Michael
- US Patent Document 6,266,064
Hardware driven processor state storage prior to entering a low power mode
patent-application, June 2009
- Axford, Simon; Craske, Simon John
- US Patent Application 12/289850; 20090164814
Multimedia processor employing a shared CPU-graphics cache
patent, October 2004
- Tischler, Brett A.; Dietz, Carl D.; Bremner, David F.
- US Patent Document 6,801,207
System and method for cache sharing
patent, October 2004
- Keshava, Jagganath; Pentkovski, Vladimir; Maiyuran, Subramaniam
- US Patent Document 6,801,208
Method and apparatus for remotely placing a computing device into a low power state
patent, October 2005
- Schelling, Todd
- US Patent Document 6,954,864
Multiprocessor system having controller for controlling the number of processors for which cache coherency must be guaranteed
patent, October 2003
- Morioka, Michio; Kurosawa, Kenichi; Nakamikawa, Tetsuaki
- US Patent Document 6,631,447
Z buffer with degree of visibility test
patent, September 1999
- Olsen, Daniel
- US Patent Document 5,949,423
Method for providing power management on multi-threaded processor by using SMM mode to place a physical processor into lower power state
patent, December 2006
- Cooper, Barnes; Kobayashi, Grant H.
- US Patent Document 7,152,169
Protocol for transitioning in and out of zero-power state
patent, September 2011
- Branover, Alexander J.; Ramchandani, Rajen S.
- US Patent Document 8,028,185
Memory addressing for a virtual machine implementation on a computer processor supporting virtual hash-page-table searching
patent, May 2005
- Kjos, Todd; Ross, Jonathan K.; de Dinechin, Christophe
- US Patent Document 6,895,491
Hardware demapping of TLBs shared by multiple threads
patent-application, March 2007
- Jordan, Paul J.; Shah, Manish K.; Grohoski, Gregory F.
- US Patent Application 11/222577; 20070061547
Method and apparatus for accelerating the rendering of graphical images
patent, May 2001
- Priem, Curtis; Kirk, David B.
- US Patent Document 6,226,012
Processor power state transistions using separate logic control
patent, January 2006
- Verdun, Gary J.
- US Patent Document 6,988,214
Hierarchical Z-buffer visibility
conference, January 1993
- Greene, Ned; Kass, Michael; Miller, Gavin
- Proceedings of the 20th annual conference on Computer graphics and interactive techniques - SIGGRAPH '93
Tasks distribution in a multi-processor including a translation lookaside buffer shared between processors
patent, May 2010
- Chauvel, Gerard; D'Inverno, Dominique
- US Patent Document 7,716,673
System and method for using protection keys to emulate a large region identifier space
patent-application, December 2006
- Seth, Rohit; Sharma, Arun
- US Patent Application 11/166455; 20060294288
Software assisted hardware TLB miss handler
patent, February 1996
- Delano, Eric; Buckley, Michael A.; Weir, Duncan C.
- US Patent Document 5,493,660
Multiprocessing aspects of the PowerPC 601
conference, January 1993
- Allen, M. S.; Becker, M. C.
- Digest of Papers. Compcon Spring
CPU and graphics unit with shared cache
patent, April 2006
- Sell, John V.
- US Patent Document 7,023,445
Multiprocessor system having mapping table in each node to map global physical addresses to local physical addresses of page copies
patent, April 1999
- Nesheim, William A.; Guzovskiy, Aleksandr
- US Patent Document 5,897,664
Caching TLB translations using a unified page table walker cache
patent, August 2016
- Mukherjee, Shubhendu S.; Bertone, Mike; Ma, Albert
- US Patent Document 9,405,702
Selective guest system purge control
patent, October 1988
- Gum, Peter H.; Hough, Roger E.; Tallman, Peter H.
- US Patent Document 4,779,188
Lazy TLB consistency for large-scale multiprocessors
conference, January 1997
- Chang, Moon-Seek; Koh, Kern
- Proceedings of IEEE International Symposium on Parallel Algorithms Architecture Synthesis
Peripheral device feature allowing processors to enter a low power state
patent, January 2007
- Wurzburg, Henry; Yamamoto, Tetsuo; Atchison, Mark Colman
- US Patent Document 7,159,766
System and method for independent invalidation on a per engine basis
patent, December 2013
- Glasco, David B.; Yuan, Lingfeng
- US Patent Document 8,607,008
Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
patent, June 1992
- Sindhu, Pradeep
- US Patent Document 5,123,101
Multiple microprocessors with a shared cache
patent, June 2004
- Chauvel, Gerard; Kuusela, Maija; D'Inverno, Dominique
- US Patent Document 6,751,706
Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
patent, July 1993
- Sindhu, Pradeep
- US Patent Document 5,230,045
Transitioning a processor package to a low power state
patent-application, June 2009
- Song, Justin; Diao, Qian
- US Patent Application 12/001186; 20090150696
Providing Metadata In A Translation Lookaside Buffer (TLB)
patent-application, August 2011
- Champagne, David; Tiwari, Abhishek; Wu, Wei
- US Patent Applications 13/098733; 20110208944
Managing Translation of a Same Address Across Multiple Contexts Using a Same Entry in a Translation Lookaside Buffer
patent-application, October 2015
- Bybell, Anthony J.; Frey, Bradly G.; Gschwind, Michael K.
- US Patent Application 14/297605; 20150301953
Computer system having shared address space among multiple virtual address spaces
patent, January 2004
- Munroe, Steven J.; Plaetzer, Scott Alan; Stopyro, James W.
- US Patent Document 6,681,239
Method of parallel purging of translation lookaside buffer in a multilevel virtual machine system
patent, November 1996
- Onodera, Osamu; Uehara, Ken; Kobayashi, Yuji
- US Patent Document 5,574,878
Method and system for optimally sharing memory between a host processor and graphics processor
patent, May 2005
- Wyatt, David
- US Patent Document 6,891,543
Means to share translation lookaside buffer (TLB) entries between different contexts
patent-application, July 2008
- Glew, Andy
- US Patent Application 11/647894; 20080162868
Translation Lookaside Buffer (TLB) with Reserved Areas for Specific Sources
patent-application, December 2010
- Petolino, JR., Joseph A.
- US Patent Applications 12/474783; 20100306499
Software assisted translation lookaside buffer search mechanism
patent, January 2013
- Herrenschmidt, Benjamin; Hopp, Jason Michael; Tsuchiya, Kenichi
- US Patent Document 8,364,933
Shared translation look-aside buffer and method
patent, July 2008
- Plondke, Erich James; Anderson, William C.; Codrescu, Lucian
- US Patent Document 7,398,371
Using Broadcast-Based TLB Sharing to Reduce Address-Translation Latency in a Shared-Memory System with Electrical Interconnect
patent-application, February 2014
- Koka, Pranay; Munday, David A.; McCracken, Michael O.
- US Patent Application 13/565460; 20140040562
Providing a low-power state processor voltage in accordance with a detected processor type
patent, April 2007
- Pearl, Lowell Raymond
- US Patent Document 7,200,762
Predictive power saving method and apparatus for a device based on computed amount of power saving and time at which the device should transition from first state to second state
patent, April 2003
- Yokoe, Yuji
- US Patent Document 6,553,501
Opportunistic sharing of graphics resources to enhance CPU performance in an integrated microprocessor
patent, January 2005
- Maiyuran, Subramaniam; Garg, Vivek; Keshava, Jagannath
- US Patent Document 6,842,180
Hardware demapping of TLBs shared by multiple threads
patent, June 2008
- Jordan, Paul J.; Shah, Manish K.; Grohoski, Gregory F.
- US Patent Document 7,383,415
Systems and methods for accessing a unified translation lookaside buffer
patent, January 2015
- Avudaiyappan, Karthikeyan; Abdallah, Mohammad
- US Patent Document 8,930,674
Performing virtual to global address translation in processing subsystem
patent-application, December 2004
- Landin, Anders; Hagersten, Erik E.
- US Patent Application 10/817689; 20040260906
DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory
conference, October 2011
- Villavieja, Carlos; Karakostas, Vasileios; Vilanova, Lluis
- 2011 International Conference on Parallel Architectures and Compilation Techniques
Scalable locality-conscious multithreaded memory allocation
conference, January 2006
- Schneider, Scott; Antonopoulos, Christos D.; Nikolopoulos, Dimitrios S.
- ISMM '06 Proceedings of the 5th international symposium on Memory management, p. 84-94
Multi-node system in which global address generated by processing subsystem includes global to local translation information
patent-application, December 2004
- Cypher, Robert E.; Landin, Anders; Hagersten, Erik E.
- US Patent Application 10/817630; 20040260905
Processor system including an index buffer circuit and a translation look-aside buffer control circuit for processor-to-processor interfacing
patent, July 1997
- Utsunomiya, Shinichi; Iino, Hideyuki; Kadomaru, Noriko
- US Patent Document 5,644,748