Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses
Abstract
In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
- Inventors:
- Issue Date:
- Research Org.:
- GLOBALFOUNDRIES INC. Grand Cayman, KY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1375213
- Patent Number(s):
- 9733831
- Application Number:
- 14/320,841
- Assignee:
- GLOBALFOUNDRIES INC.
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2014 Jul 01
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Ohmacht, Martin. Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses. United States: N. p., 2017.
Web.
Ohmacht, Martin. Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses. United States.
Ohmacht, Martin. Tue .
"Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses". United States. https://www.osti.gov/servlets/purl/1375213.
@article{osti_1375213,
title = {Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses},
author = {Ohmacht, Martin},
abstractNote = {In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Aug 15 00:00:00 EDT 2017},
month = {Tue Aug 15 00:00:00 EDT 2017}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
GVT-NET--A Global Virtual Time Calculation Apparatus for Multi-Stage Networks
patent, October 1993
- Childs, Philip Lee; Olnowich, Howard Thomas; Skovira, Joseph F.
- US Patent Document 5,250,943
Barrier synchronization for distributed memory massively parallel processing systems
patent, July 1995
- Oberlin, Steven M.; Fromm, Eric C.
- US Patent Document 5,434,995
Apparatus and method for achieving reduced overhead mutual exclusion and maintaining coherency in a multiprocessor system utilizing execution history and thread monitoring
patent, August 1995
- Slingwine, John D.; McKenney, Paul E.
- US Patent Document 5,442,758
Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state
patent, July 1997
- Shen, Gene W.; Szeto, John; Patkar, Niteen A.
- US Patent Document 5,651,124
Method and apparatus for storing vector data in multiple non-consecutive locations in a data processor using a mask value
patent, April 1998
- Gallup, Michael G.; Goke, L. Rodney; Seaton, Jr., Robert W.
- US Patent Document 5,742,786
System and method for parallel execution of memory transactions using multiple memory models, including SSO, TSO, PSO and RMO
patent, April 1999
- Ebrahim, Zahir
- US Patent Document 5,893,165
Digital filter processing device
patent, July 1999
- Shichiku, Ricardo T.; Yoshida, Shinichi
- US Patent Document 5,928,312
Generation isolation system and method for garbage collection
patent, August 2000
- O'Connor, James M.; Tremblay, Marc; Vishin, Sanjay
- US Patent Document 6,098,089
Nested parallel language preprocessor for converting parallel language programs into sequential code
patent, August 2000
- Hardwick, Jonathan C.
- US Patent Document 6,106,575
Cache coherency controller of cache memory for maintaining data anti-dependence when threads are executed in parallel
patent, September 2000
- Torii, Sunao
- US Patent Document 6,122,712
Replicated resource management system for managing resources in a distributed application and maintaining a relativistic view of state
patent, May 2001
- Jeffords, Jason; Dev, Roger
- US Patent Document 6,233,623
Method, apparatus, and article of manufacture for facilitating resource management for applications having two types of program code
patent, June 2001
- Agesen, Ole; Detlefs, David L.; White, Derek R.
- US Patent Document 6,253,215
System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction
patent, February 2002
- Neal, Danny Marvin; Thurber, Steven M.
- US Patent Document 6,347,349
Synchronization using bus arbitration control for system analysis
patent, September 2003
- Farkas, Monica; Geist, Daniel; Gewirtzman, Raanan
- US Patent Document 6,629,174
Mechanism for folding storage barrier operations in a multiprocessor system
patent, April 2004
- Guthrie, Guy L.; Arimilli, Ravi Kumar; Dodson, John Steven
- US Patent Document 6,725,340
Method and apparatus for multithreaded processing of data in a programmable graphics processor
patent, March 2006
- Lindholm, John Erik; Bastos, Rui M.; Zatz, Harold Robert Feldman
- US Patent Document 7,015,913
Specializing write-barriers for objects in a garbage collected heap
patent, August 2006
- Garthwaite, Alexander T.; Detlefs, David L.
- US Patent Document 7,089,272
Apparatus and method of moving picture encoding employing a plurality of processors
patent, November 2007
- Hanaki, Makoto
- US Patent Document 7,302,516
Scalability of virtual TLBs for multi-processor virtual machines
patent, August 2010
- Sheu, John Te-Jui; Cohen, Ernest S.; Hendel, Matthew D.
- US Patent Document 7,788,464
Barrier synchronization method and apparatus for work-stealing threads
patent, May 2011
- Garthwaite, Alexander T.
- US Patent Document 7,945,911
Replicated resource management system for managing resources in a distributed application and maintaining a relativistic view of state
patent-application, November 2001
- Jeffords, Jason; Dev, Roger
- US Patent Document 09/918832; 20010042139
Distributed shared memory system with variable granularity
patent-application, January 2002
- Schuster, Assaf; Itzkovitz, Ayal
- US Patent Document 09/788024; 20020013889
Full multiprocessor speculation mechanism in a symmetric multiprocessor (smp) System
patent-application, July 2002
- Arimilli, Ravi Kumar; Dodson, John Steven; Guthrie, Guy Lynn
- US Patent Document 09/753053; 20020087849
Multiprocessor system having distributed shared memory and instruction scheduling method used in the same system
patent-application, May 2003
- Nakamura, Takaki
- US Patent Document 10/173105; 20030088636
Method and Apparatus for Converting a Lightweight Monitor to a Heavyweight Monitor
patent-application, May 2003
- Zhang, Hong; Liang, Sheng
- US Patent Document 09/454918; 20030097396
Method and apparatus for efficient and precise datarace detection for multithreaded object-oriented programs
patent-application, December 2003
- Choi, Jong-Deok; Lee, Keunwoo; O'Callahan, Robert W.
- US Patent Document 10/178561; 20030236951
Remembered-set scrubbing to remove stale entries in an incremental garbage collector
patent-application, September 2004
- Garthwaite, Alexander T.
- US Patent Document 10/395449; 20040193662
Memory barriers primitives in an asymmetric heterogeneous multiprocessor environment
patent-application, February 2006
- Day, Michael Norman; Johns, Charles Ray; Liu, Peichun Peter
- US Patent Document 10/902474; 20060026309
Increasing data locality of recently accessed resources
patent-application, March 2006
- Bhansali, Sanjay; Chen, Wen-Ke; Gao, Xiaofeng
- US Patent Document 10/968577; 20060059474
Method and system for hardware based reporting of assertion information for emulation and hardware acceleration
patent-application, August 2006
- Piper, Lisa J.; Lemche, Carol; Jurchisin, Arthur
- US Patent Document 11/062170; 20060190239
System and method for adaptive garbage collection in a virtual machine environment
patent-application, October 2006
- Andreasson, Eva
- US Patent Document 11/396752; 20060230087
Memory consistency protection in a multiprocessor computing system
patent-application, June 2008
- Dankel, Gisle; North, Geraint M.; Howson, Miles P.
- US Patent Document 11/986321; 20080140971
Distributed Loop Controller Architecture for Multi-threading in Uni-threaded Processors
patent-application, November 2008
- Jayapala, Murali; Raghavan, Praveen; Catthoor, Franchy
- US Patent Document 12/129559; 20080294882
Synchronisation
patent-application, January 2009
- May, Michael David; Hedinger, Peter; Dixon, Alastair
- US Patent Document 11/774219; 20090013323
System and Method for Improving Run-Time Performance of Applications with Multithreaded and Single Threaded Routines
patent-application, February 2010
- Mannarswamy, Sandya Srivilliputtur; Saraswati, Sujoy; Raghavendra, Prakash Sathyanath
- US Patent Document 12/235625; 20100037242
Translation-lookaside buffer consistency
journal, June 1990
- Teller, P. J.
- Computer, Vol. 23, Issue 6, p. 26-36