Method of synchronizing independent functional unit
Abstract
A system for synchronizing parallel processing of a plurality of functional processing units (FPU), a first FPU and a first program counter to control timing of a first stream of program instructions issued to the first FPU by advancement of the first program counter; a second FPU and a second program counter to control timing of a second stream of program instructions issued to the second FPU by advancement of the second program counter, the first FPU is in communication with a second FPU to synchronize the issuance of a first stream of program instructions to the second stream of program instructions and the second FPU is in communication with the first FPU to synchronize the issuance of the second stream program instructions to the first stream of program instructions.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1343756
- Patent Number(s):
- 9569215
- Application Number:
- 15/237,026
- Assignee:
- International Business Machines Corporation
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B599858
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2016 Aug 15
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Kim, Changhoan. Method of synchronizing independent functional unit. United States: N. p., 2017.
Web.
Kim, Changhoan. Method of synchronizing independent functional unit. United States.
Kim, Changhoan. Tue .
"Method of synchronizing independent functional unit". United States. https://www.osti.gov/servlets/purl/1343756.
@article{osti_1343756,
title = {Method of synchronizing independent functional unit},
author = {Kim, Changhoan},
abstractNote = {A system for synchronizing parallel processing of a plurality of functional processing units (FPU), a first FPU and a first program counter to control timing of a first stream of program instructions issued to the first FPU by advancement of the first program counter; a second FPU and a second program counter to control timing of a second stream of program instructions issued to the second FPU by advancement of the second program counter, the first FPU is in communication with a second FPU to synchronize the issuance of a first stream of program instructions to the second stream of program instructions and the second FPU is in communication with the first FPU to synchronize the issuance of the second stream program instructions to the first stream of program instructions.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Feb 14 00:00:00 EST 2017},
month = {Tue Feb 14 00:00:00 EST 2017}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Method and system using tagged instructions to allow out-of-program-order instruction decoding
patent, April 2001
- Mahalingaiah, Rupaka
- US Patent Document 6,212,621
Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism
patent, November 2001
- Shiell, Jonathan H.; Bartley, David H.
- US Patent Document 6,317,820
Input replicator for interrupts in a simultaneous and redundantly threaded processor
patent, September 2004
- Mukherjee, Shubhendu S.; Reinhardt, Steven K.
- US Patent Document 6,792,525
Apparatus and method for synchronizing multiple threads in an out-of-order microprocessor
patent, February 2009
- Gewirtz, Evan; Basso, Todd D.; Leibholz, Daniel
- US Patent Document 7,493,615
Managing cache memory in a parallel processing environment
patent, January 2014
- Wentzlaff, David; Mattina, Matthew; Agarwal, Anant
- US Patent Document 8,631,205
Programmable streaming processor with mixed precision instruction execution
patent, January 2014
- Du, Yun; Yu, Chun; Jiao, Guofang
- US Patent Document 8,633,936
Variable clocked heterogeneous serial array processor
patent, February 2014
- Cooke, Laurence H.
- US Patent Document 8,656,143
GPU pipeline synchronization and control system and method
patent, August 2014
- Brothers, John; Paltashev, Timour; Huang, Hsilin
- US Patent Document 8,817,029
Logic for Synchronizing Multiple Tasks at Multiple Locations in an Instruction Stream
patent-application, December 2008
- Joffe, Alexander; Khamisy, Asad
- US Patent Application 12/201385; 20080320485
Method And Apparatus For Scheduling Of Instructions In A Multi-Strand Out-Of-Order Processor
patent-application, January 2013
- Babayan, Boris; Pentkovski, Vladimir; Butuzov, Alexander
- US Patent Application 13/175619; 20130007415
Instruction recycling on a multiple-path processor
conference, January 1999
- Wallace, S.; Tullsen, D. M.; Calder, B.
- High-Performance Computer Architecture, 1999. Proceedings. Fifth International Symposium On
The StageNet fabric for constructing resilient multicore systems
conference, November 2008
- Gupta, Shantanu; Feng, Shuguang; Ansari, Amin
- Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on
An Efficient Algorithm for Exploiting Multiple Arithmetic Units
journal, January 1967
- Tomasulo, R. M.
- IBM Journal of Research and Development, Vol. 11, Issue 1, p. 25-33