DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Error recovery to enable error-free message transfer between nodes of a computer network

Abstract

An error-recovery method to enable error-free message transfer between nodes of a computer network. A first node of the network sends a packet to a second node of the network over a link between the nodes, and the first node keeps a copy of the packet on a sending end of the link until the first node receives acknowledgment from the second node that the packet was received without error. The second node tests the packet to determine if the packet is error free. If the packet is not error free, the second node sets a flag to mark the packet as corrupt. The second node returns acknowledgement to the first node specifying whether the packet was received with or without error. When the packet is received with error, the link is returned to a known state and the packet is sent again to the second node.

Inventors:
; ; ; ; ; ; ; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1236465
Patent Number(s):
9244759
Application Number:
14/148,348
Assignee:
International Business Machines Corporation
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
DOE Contract Number:  
B517552
Resource Type:
Patent
Resource Relation:
Patent File Date: 2014 Jan 06
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING; 99 GENERAL AND MISCELLANEOUS

Citation Formats

Blumrich, Matthias A., Coteus, Paul W., Chen, Dong, Gara, Alan, Giampapa, Mark E., Heidelberger, Philip, Hoenicke, Dirk, Takken, Todd, Steinmacher-Burow, Burkhard, and Vranas, Pavlos M. Error recovery to enable error-free message transfer between nodes of a computer network. United States: N. p., 2016. Web.
Blumrich, Matthias A., Coteus, Paul W., Chen, Dong, Gara, Alan, Giampapa, Mark E., Heidelberger, Philip, Hoenicke, Dirk, Takken, Todd, Steinmacher-Burow, Burkhard, & Vranas, Pavlos M. Error recovery to enable error-free message transfer between nodes of a computer network. United States.
Blumrich, Matthias A., Coteus, Paul W., Chen, Dong, Gara, Alan, Giampapa, Mark E., Heidelberger, Philip, Hoenicke, Dirk, Takken, Todd, Steinmacher-Burow, Burkhard, and Vranas, Pavlos M. Tue . "Error recovery to enable error-free message transfer between nodes of a computer network". United States. https://www.osti.gov/servlets/purl/1236465.
@article{osti_1236465,
title = {Error recovery to enable error-free message transfer between nodes of a computer network},
author = {Blumrich, Matthias A. and Coteus, Paul W. and Chen, Dong and Gara, Alan and Giampapa, Mark E. and Heidelberger, Philip and Hoenicke, Dirk and Takken, Todd and Steinmacher-Burow, Burkhard and Vranas, Pavlos M.},
abstractNote = {An error-recovery method to enable error-free message transfer between nodes of a computer network. A first node of the network sends a packet to a second node of the network over a link between the nodes, and the first node keeps a copy of the packet on a sending end of the link until the first node receives acknowledgment from the second node that the packet was received without error. The second node tests the packet to determine if the packet is error free. If the packet is not error free, the second node sets a flag to mark the packet as corrupt. The second node returns acknowledgement to the first node specifying whether the packet was received with or without error. When the packet is received with error, the link is returned to a known state and the packet is sent again to the second node.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jan 26 00:00:00 EST 2016},
month = {Tue Jan 26 00:00:00 EST 2016}
}

Works referenced in this record:

Packet switch network protocol
patent, August 1989


Barrier and eureka synchronization architecture for multiprocessors
patent, February 1998


Self-synchronous packet scrambler
patent, November 1998


Multi-protocol dual fiber link laser diode controller and method
patent, September 1999


Distributed precomputation of network signal paths with table-based link capacity control
patent, February 2000


Architecture for lightweight signaling in ATM networks
patent, April 2003


Global interrupt and barrier networks
patent, October 2008


Global interrupt and barrier networks
patent-application, April 2004


Arithmetic functions in torus and tree networks
patent-application, April 2004


Global tree network for computing structures
patent-application, April 2004


Class network routing
patent-application, April 2004


Novel massively parallel supercomputer
patent-application, May 2004


Deterministic error recovery protocol
patent-application, April 2005


Method and apparatus for universal data exchange gateway
patent-application, November 2006