Efficiency of static core turn-off in a system-on-a-chip with variation
Abstract
A processor-implemented method for improving efficiency of a static core turn-off in a multi-core processor with variation, the method comprising: conducting via a simulation a turn-off analysis of the multi-core processor at the multi-core processor's design stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's design stage includes a first output corresponding to a first multi-core processor core to turn off; conducting a turn-off analysis of the multi-core processor at the multi-core processor's testing stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's testing stage includes a second output corresponding to a second multi-core processor core to turn off; comparing the first output and the second output to determine if the first output is referring to the same core to turn off as the second output; outputting a third output corresponding to the first multi-core processor core if the first output and the second output are both referring to the same core to turn off.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1107625
- Patent Number(s):
- 8571847
- Application Number:
- 12/727,984
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING
Citation Formats
Cher, Chen-Yong, Coteus, Paul W, Gara, Alan, Kursun, Eren, Paulsen, David P, Schuelke, Brian A, Sheets, II, John E, and Tian, Shurong. Efficiency of static core turn-off in a system-on-a-chip with variation. United States: N. p., 2013.
Web.
Cher, Chen-Yong, Coteus, Paul W, Gara, Alan, Kursun, Eren, Paulsen, David P, Schuelke, Brian A, Sheets, II, John E, & Tian, Shurong. Efficiency of static core turn-off in a system-on-a-chip with variation. United States.
Cher, Chen-Yong, Coteus, Paul W, Gara, Alan, Kursun, Eren, Paulsen, David P, Schuelke, Brian A, Sheets, II, John E, and Tian, Shurong. Tue .
"Efficiency of static core turn-off in a system-on-a-chip with variation". United States. https://www.osti.gov/servlets/purl/1107625.
@article{osti_1107625,
title = {Efficiency of static core turn-off in a system-on-a-chip with variation},
author = {Cher, Chen-Yong and Coteus, Paul W and Gara, Alan and Kursun, Eren and Paulsen, David P and Schuelke, Brian A and Sheets, II, John E and Tian, Shurong},
abstractNote = {A processor-implemented method for improving efficiency of a static core turn-off in a multi-core processor with variation, the method comprising: conducting via a simulation a turn-off analysis of the multi-core processor at the multi-core processor's design stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's design stage includes a first output corresponding to a first multi-core processor core to turn off; conducting a turn-off analysis of the multi-core processor at the multi-core processor's testing stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's testing stage includes a second output corresponding to a second multi-core processor core to turn off; comparing the first output and the second output to determine if the first output is referring to the same core to turn off as the second output; outputting a third output corresponding to the first multi-core processor core if the first output and the second output are both referring to the same core to turn off.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Oct 29 00:00:00 EDT 2013},
month = {Tue Oct 29 00:00:00 EDT 2013}
}
Works referenced in this record:
A comprehensive model of PMOS NBTI degradation
journal, January 2005
- Alam, M. A.; Mahapatra, S.
- Microelectronics Reliability, Vol. 45, Issue 1
Electronic apparatus having a software controlled power switch
patent, January 1999
- Watts, Jr., LaVaughn F.; Jergens, William F.
- US Patent Document 5,862,394
Cooling system for computer systems
patent-application, December 2004
- Patel, Chandrakant; Farkas, Keith; Janakiraman, Gopalakrishnan
- US Patent Application 10/608151; 20040264124
Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniques
patent, December 2008
- Bose, Pradip; Hu, Zhigang; Rivers, Jude A.
- US Patent Document 7,472,038
Test device and method for testing stability of computer
patent, March 2010
- Wang, Yong
- US Patent Document 7,681,081
Fault detection for loss of feeback in forced switching power supplies with power factor correction
patent, October 2008
- Adragna, Claudio; Fagnani, Mauro; Moriconi, Ugo
- US Patent Document 7,440,297
Multiple Core Data Processor with Usage Monitoring
patent-application, October 2011
- Moyer, William C.; Ramaraju, Ravindraraj; Bearden, Davied R.
- US Patent Application 12/765543; 20110265090
Controlling power consumption of at least one computer system
patent, September 2007
- Farkas, Keith; Janakiraman, Gopalakrishnan; Stets, Robert
- US Patent Document 7,272,732
A critical examination of the mechanics of dynamic NBTI for PMOSFETs
conference, January 2003
- Alam, M. A.
- IEEE International Electron Devices Meeting 2003
Cooling system for computer systems
patent, December 2007
- Patel, Chandrakant; Farkas, Keith; Janakiraman, Gopalakrishnan
- US Patent Document 7,310,737
Method for extending lifetime reliability of digital logic devices through reversal of aging mechanisms
patent, February 2009
- Bose, Pradip; Shin, Jeonghee; Zyuban, Victor
- US Patent Document 7,486,107
Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si- interface
journal, February 1995
- Ogawa, Shigeo; Shiono, Noboru
- Physical Review B, Vol. 51, Issue 7
Fault detection for loss of feedback in forced switching power supplies
patent, July 2012
- Adragna, Claudio; Fagnani, Mauro; Moriconi, Ugo
- US Patent Document RE43,516