DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Routing performance analysis and optimization within a massively parallel computer

Abstract

An apparatus, program product and method optimize the operation of a massively parallel computer system by, in part, receiving actual performance data concerning an application executed by the plurality of interconnected nodes, and analyzing the actual performance data to identify an actual performance pattern. A desired performance pattern may be determined for the application, and an algorithm may be selected from among a plurality of algorithms stored within a memory, the algorithm being configured to achieve the desired performance pattern based on the actual performance data.

Inventors:
; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1083442
Patent Number(s):
8423987
Application Number:
11/668,691
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B519700
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Archer, Charles Jens, Peters, Amanda, Pinnow, Kurt Walter, and Swartz, Brent Allen. Routing performance analysis and optimization within a massively parallel computer. United States: N. p., 2013. Web.
Archer, Charles Jens, Peters, Amanda, Pinnow, Kurt Walter, & Swartz, Brent Allen. Routing performance analysis and optimization within a massively parallel computer. United States.
Archer, Charles Jens, Peters, Amanda, Pinnow, Kurt Walter, and Swartz, Brent Allen. Tue . "Routing performance analysis and optimization within a massively parallel computer". United States. https://www.osti.gov/servlets/purl/1083442.
@article{osti_1083442,
title = {Routing performance analysis and optimization within a massively parallel computer},
author = {Archer, Charles Jens and Peters, Amanda and Pinnow, Kurt Walter and Swartz, Brent Allen},
abstractNote = {An apparatus, program product and method optimize the operation of a massively parallel computer system by, in part, receiving actual performance data concerning an application executed by the plurality of interconnected nodes, and analyzing the actual performance data to identify an actual performance pattern. A desired performance pattern may be determined for the application, and an algorithm may be selected from among a plurality of algorithms stored within a memory, the algorithm being configured to achieve the desired performance pattern based on the actual performance data.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Apr 16 00:00:00 EDT 2013},
month = {Tue Apr 16 00:00:00 EDT 2013}
}

Works referenced in this record:

Adaptive source routing and packet processing
patent-application, May 2005


Congestion free packet network
patent, September 1991


Recoverable error detection for concurrent computing programs
patent-application, January 2008


Systems and methods for processing packets
patent-application, January 2005


Automatic Performance Tuning for J2EE Application Server Systems
book, January 2005


Methods and systems for dynamic parallel processing
patent-application, August 2006


Method and system for transmitting data in a packet based communication network
patent-application, January 2004


Automated cluster-based web service performance tuning
conference, January 2004


Technique for accomplishing deadlock free routing through a multi-stage cross-point packet switch
patent, September 1995


An empirically derived framework for classifying parallel program performance tuning problems
conference, January 1998


The Autopilot performance-directed adaptive control system
journal, September 2001


Integrating switching and facility networks using ATM
patent, June 2000


Dynamic routing system for a multinode communications network
patent, June 1993


Packet sequence maintenance with load balancing, and head-of-line blocking avoidance in a switch
patent-application, January 2005


Deficit-based striping algorithm
patent, January 2008


Multi-dimensional lattice network
patent-application, March 2005


Agile optical-core distributed packet switch
patent, November 2002


Asynchronous packet switching
patent, September 1999