skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Real-time multiplicity counter

Abstract

A neutron multi-detector array feeds pulses in parallel to individual inputs that are tied to individual bits in a digital word. Data is collected by loading a word at the individual bit level in parallel. The word is read at regular intervals, all bits simultaneously, to minimize latency. The electronics then pass the word to a number of storage locations for subsequent processing, thereby removing the front-end problem of pulse pileup.

Inventors:
 [1];  [2]
  1. Alamo, CA
  2. Berkeley, CA
Issue Date:
Research Org.:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
993091
Patent Number(s):
7755015
Application Number:
12/047,297
Assignee:
Lawrence Livermore National Security, LLC (Livermore, CA)
Patent Classifications (CPCs):
G - PHYSICS G01 - MEASURING G01T - MEASUREMENT OF NUCLEAR OR X-RADIATION
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01J - ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
DOE Contract Number:  
AC52-07NA27344
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY

Citation Formats

Rowland, Mark S, and Alvarez, Raymond A. Real-time multiplicity counter. United States: N. p., 2010. Web.
Rowland, Mark S, & Alvarez, Raymond A. Real-time multiplicity counter. United States.
Rowland, Mark S, and Alvarez, Raymond A. Tue . "Real-time multiplicity counter". United States. https://www.osti.gov/servlets/purl/993091.
@article{osti_993091,
title = {Real-time multiplicity counter},
author = {Rowland, Mark S and Alvarez, Raymond A},
abstractNote = {A neutron multi-detector array feeds pulses in parallel to individual inputs that are tied to individual bits in a digital word. Data is collected by loading a word at the individual bit level in parallel. The word is read at regular intervals, all bits simultaneously, to minimize latency. The electronics then pass the word to a number of storage locations for subsequent processing, thereby removing the front-end problem of pulse pileup.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2010},
month = {7}
}

Patent:

Save / Share: