Fault-tolerant corrector/detector chip for high-speed data processing
Abstract
An internally fault-tolerant data error detection and correction integrated circuit device (10) and a method of operating same. The device functions as a bidirectional data buffer between a 32-bit data processor and the remainder of a data processing system and provides a 32-bit datum is provided with a relatively short eight bits of data-protecting parity. The 32-bits of data by eight bits of parity is partitioned into eight 4-bit nibbles and two 4-bit nibbles, respectively. For data flowing towards the processor the data and parity nibbles are checked in parallel and in a single operation employing a dual orthogonal basis technique. The dual orthogonal basis increase the efficiency of the implementation. Any one of ten (eight data, two parity) nibbles are correctable if erroneous, or two different erroneous nibbles are detectable. For data flowing away from the processor the appropriate parity nibble values are calculated and transmitted to the system along with the data. The device regenerates parity values for data flowing in either direction and compares regenerated to generated parity with a totally self-checking equality checker. As such, the device is self-validating and enabled to both detect and indicate an occurrence of an internal failure. A generalization of themore »
- Inventors:
-
- San Ramon, CA
- (Danville, CA)
- Davis, CA
- Fayetteville, NY
- Issue Date:
- Research Org.:
- AT&T
- OSTI Identifier:
- 869174
- Patent Number(s):
- 5291496
- Assignee:
- United States of America as represented by United States (Washington, DC)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
- DOE Contract Number:
- AC04-76DP00789
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- fault-tolerant; corrector; detector; chip; high-speed; data; processing; internally; error; detection; correction; integrated; circuit; device; 10; method; operating; functions; bidirectional; buffer; 32-bit; processor; remainder; provides; datum; provided; relatively; eight; bits; data-protecting; parity; 32-bits; partitioned; 4-bit; nibbles; respectively; flowing; towards; checked; parallel; single; operation; employing; dual; orthogonal; basis; technique; increase; efficiency; implementation; correctable; erroneous; detectable; appropriate; nibble; values; calculated; transmitted; regenerates; direction; compares; regenerated; generated; totally; self-checking; equality; checker; self-validating; enabled; detect; indicate; occurrence; internal; failure; generalization; protect; 64-bit; 16-bit; byte-wide; errors; bit data; data processing; integrated circuit; data flow; speed data; circuit device; single operation; operation employing; data processor; error detection; high-speed data; bidirectional data; /714/
Citation Formats
Andaleon, David D, Napolitano, Jr., Leonard M., Redinbo, G Robert, and Shreeve, William O. Fault-tolerant corrector/detector chip for high-speed data processing. United States: N. p., 1994.
Web.
Andaleon, David D, Napolitano, Jr., Leonard M., Redinbo, G Robert, & Shreeve, William O. Fault-tolerant corrector/detector chip for high-speed data processing. United States.
Andaleon, David D, Napolitano, Jr., Leonard M., Redinbo, G Robert, and Shreeve, William O. Sat .
"Fault-tolerant corrector/detector chip for high-speed data processing". United States. https://www.osti.gov/servlets/purl/869174.
@article{osti_869174,
title = {Fault-tolerant corrector/detector chip for high-speed data processing},
author = {Andaleon, David D and Napolitano, Jr., Leonard M. and Redinbo, G Robert and Shreeve, William O},
abstractNote = {An internally fault-tolerant data error detection and correction integrated circuit device (10) and a method of operating same. The device functions as a bidirectional data buffer between a 32-bit data processor and the remainder of a data processing system and provides a 32-bit datum is provided with a relatively short eight bits of data-protecting parity. The 32-bits of data by eight bits of parity is partitioned into eight 4-bit nibbles and two 4-bit nibbles, respectively. For data flowing towards the processor the data and parity nibbles are checked in parallel and in a single operation employing a dual orthogonal basis technique. The dual orthogonal basis increase the efficiency of the implementation. Any one of ten (eight data, two parity) nibbles are correctable if erroneous, or two different erroneous nibbles are detectable. For data flowing away from the processor the appropriate parity nibble values are calculated and transmitted to the system along with the data. The device regenerates parity values for data flowing in either direction and compares regenerated to generated parity with a totally self-checking equality checker. As such, the device is self-validating and enabled to both detect and indicate an occurrence of an internal failure. A generalization of the device to protect 64-bit data with 16-bit parity to protect against byte-wide errors is also presented.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1994},
month = {1}
}
Works referenced in this record:
Bit-serial Reed - Solomon encoders
journal, November 1982
- Berlekamp, E.
- IEEE Transactions on Information Theory, Vol. 28, Issue 6
On t-error correcting/all unidirectional error detecting codes
journal, January 1989
- Blaum, M.; Van Tilborg, H.
- IEEE Transactions on Computers, Vol. 38, Issue 11
An efficient class of unidirectional error detecting/correcting codes
journal, July 1988
- Tao, D. L.; Hartmann, C. R. P.; Lala, P. K.
- IEEE Transactions on Computers, Vol. 37, Issue 7
Fault-Tolerant Decoders for Cyclic Error-Correcting Codes
journal, January 1987
- Redinbo, G. Robert
- IEEE Transactions on Computers, Vol. C-36, Issue 1
An architecture for electrically configurable gate arrays
journal, April 1989
- El Gamal, A.; Greene, J.; Reyneri, J.
- IEEE Journal of Solid-State Circuits, Vol. 24, Issue 2
Fast Burst Error-Correction Scheme with Fire Code
journal, July 1984
- Adi, Wael
- IEEE Transactions on Computers, Vol. C-33, Issue 7
A General Class of Maximal Codes ror Computer Applications
journal, December 1972
- Se June Hong, ; Patel, A. M.
- IEEE Transactions on Computers, Vol. C-21, Issue 12, p. 1322-1331
A 10 MHz (255, 223) Reed-Solomon decoder
conference, January 1988
- Demassieux, N.; Jutand, F.; Muller, M.
- Proceedings of the IEEE 1988 Custom Integrated Circuits Conference
Finite Fields for Computer Scientists and Engineers
book, January 1987
- McEliece, Robert J.
- The Kluwer International Series in Engineering and Computer Science
Unidirectional byte error detecting codes for computer memory systems
journal, April 1990
- Dunning, L. A.; Dial, G.; Varanasi, M. R.
- IEEE Transactions on Computers, Vol. 39, Issue 4
Unidirectional 9-bit byte error detecting codes for computer memory systems
conference, January 1989
- Dunning, L. A.; Dial, G.; Varanasi, M.
- [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers
b-Adjacent Error Correction
journal, July 1970
- Bossen, D. C.
- IBM Journal of Research and Development, Vol. 14, Issue 4