High speed, very large (8 megabyte) first in/first out buffer memory (FIFO)

Baumbaugh, Alan E; Knickerbocker, Kelly L

Title: High speed, very large (8 megabyte) first in/first out buffer memory (FIFO)

Full Record
Other Related Research

Abstract

A fast FIFO (First In First Out) memory buffer capable of storing data at rates of 100 megabytes per second. The invention includes a data packer which concatenates small bit data words into large bit data words, a memory array having individual data storage addresses adapted to store the large bit data words, a data unpacker into which large bit data words from the array can be read and reconstructed into small bit data words, and a controller to control and keep track of the individual data storage addresses in the memory array into which data from the packer is being written and data to the unpacker is being read.

Inventors:

Baumbaugh, Alan E ^[1]; Knickerbocker, Kelly L ^[2]

Batavia, IL
Aurora, IL

Issue Date:: 1989-01-01

Research Org.:: Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)

OSTI Identifier:: 866862

Patent Number(s):: 4809232

Assignee:: United States of America as represented by United States (Washington, DC)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F5/08 - having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register {

Show less

DOE Contract Number:: AC02-76CH03000

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: speed; megabyte; buffer; memory; fifo; fast; capable; storing; data; rates; 100; megabytes; packer; concatenates; bit; words; array; individual; storage; addresses; adapted; store; unpacker; reconstructed; controller; control; track; written; bit data; memory array; data storage; data words; buffer memory; /365/

Citation Formats


                    Baumbaugh, Alan E, and Knickerbocker, Kelly L. High speed, very large (8 megabyte) first in/first out buffer memory (FIFO).  United States: N. p., 1989. 
        Web.

Copy to clipboard


                    Baumbaugh, Alan E, & Knickerbocker, Kelly L. High speed, very large (8 megabyte) first in/first out buffer memory (FIFO).  United States.

Copy to clipboard


                    Baumbaugh, Alan E, and Knickerbocker, Kelly L. Sun .  
        "High speed, very large (8 megabyte) first in/first out buffer memory (FIFO)".  United States.  https://www.osti.gov/servlets/purl/866862.

Copy to clipboard


                    
@article{osti_866862,

  title        = {High speed, very large (8 megabyte) first in/first out buffer memory (FIFO)},

  author       = {Baumbaugh, Alan E and Knickerbocker, Kelly L},

  abstractNote = {A fast FIFO (First In First Out) memory buffer capable of storing data at rates of 100 megabytes per second. The invention includes a data packer which concatenates small bit data words into large bit data words, a memory array having individual data storage addresses adapted to store the large bit data words, a data unpacker into which large bit data words from the array can be read and reconstructed into small bit data words, and a controller to control and keep track of the individual data storage addresses in the memory array into which data from the packer is being written and data to the unpacker is being read.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1989},

  month        = {1}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Replenishing data descriptors in a DMA injection FIFO buffer

Patent Archer, Charles J [Rochester, MN]; Blocksome, Michael A [Rochester, MN]; Cernohous, Bob R [Rochester, MN]; ...

Methods, apparatus, and products are disclosed for replenishing data descriptors in a Direct Memory Access (`DMA`) injection first-in-first-out (`FIFO`) buffer that include: determining, by a messaging module on an origin compute node, whether a number of data descriptors in a DMA injection FIFO buffer exceeds a predetermined threshold, each data descriptor specifying an application message for transmission to a target compute node; queuing, by the messaging module, a plurality of new data descriptors in a pending descriptor queue if the number of the data descriptors in the DMA injection FIFO buffer exceeds the predetermined threshold; establishing, by the messaging module,more » « less
Full Text Available
Support for non-locking parallel reception of packets belonging to a single memory reception FIFO

Patent Chen, Dong [Yorktown Heights, NY]; Heidelberger, Philip [Yorktown Heights, NY]; Salapura, Valentina [Yorktown Heights, NY]; ...

A method and apparatus for distributed parallel messaging in a parallel computing system. A plurality of DMA engine units are configured in a multiprocessor system to operate in parallel, one DMA engine unit for transferring a current packet received at a network reception queue to a memory location in a memory FIFO (rmFIFO) region of a memory. A control unit implements logic to determine whether any prior received packet destined for that rmFIFO is still in a process of being stored in the associated memory by another DMA engine unit of the plurality, and prevent the one DMA engine unitmore » « less
Full Text Available
Real time data compactor (sparsifier) and 8 megabyte high speed FIFO for HEP

Conference Baumbaugh, A E; Knickerbocker, K L; Wegner, C R; ...

A Video-Data-Acquisition-System (VDAS) has been developed to record image data from a scintillating glass fiber-optic target developed for High Energy Physics. The major components of the VDAS are a flash ADC, a ''real time'' high speed data compactor, and high speed 8 megabyte FIFO memory. The data rates through the system are in excess of 30 megabytes/second. The compactor is capable of reducing the amount of data needed to reconstruct typical images by as much as a factor of 20. The FIFO uses only standard NMOS DRAMS and TTL components to achieve its large size and high speed at relativelymore » low power and cost. « less
Full Text Available
Ultra-high speed vacuum pump system with first stage turbofan and second stage turbomolecular pump

Patent Jostlein, Hans

An ultra-high speed vacuum pump evacuation system includes a first stage ultra-high speed turbofan and a second stage conventional turbomolecular pump. The turbofan is either connected in series to a chamber to be evacuated, or is optionally disposed entirely within the chamber. The turbofan employs large diameter rotor blades operating at high linear blade velocity to impart an ultra-high pumping speed to a fluid. The second stage turbomolecular pump is fluidly connected downstream from the first stage turbofan. In operation, the first stage turbofan operates in a pre-existing vacuum, with the fluid asserting only small axial forces upon the rotormore » « less
Full Text Available
Dynamic memory remapping to reduce row-buffer conflicts

Patent Eckert, Yasuko; Panda, Reena; Jayasena, Nuwan

A data processing system includes a memory that includes a first memory bank and a second memory bank. The data processing system also includes a conflict detector connected to the memory and adapted to receive memory access information. The conflict detector tracks memory access statistics of the first memory bank, and determines if the first memory bank contains frequent row conflicts. The conflict detector also remaps a frequent row conflict in the first memory bank to the second memory bank. An indirection table is connected to the conflict detector and adapted to receive a memory access request, and redirects anmore » « less
Full Text Available

Similar Records