High speed data compactor

Title: High speed data compactor

Full Record
Other Related Research

Abstract

A method and apparatus for suppressing from transmission, non-informational data words from a source of data words such as a video camera. Data words having values greater than a predetermined threshold are transmitted whereas data words having values less than a predetermined threshold are not transmitted but their occurrences instead are counted. Before being transmitted, the count of occurrences of invalid data words and valid data words are appended with flag digits which a receiving system decodes. The original data stream is fully reconstructable from the stream of valid data words and count of invalid data words.

Inventors:

Baumbaugh, Alan E. ^[1]; Knickerbocker, Kelly L. ^[2]

(Batavia, IL)
(Aurora, IL)

Issue Date:: 1988-06-04

Research Org.:: Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)

OSTI Identifier:: 866625

Patent Number(s):: 4751572

Application Number:: 06/947,925

Assignee:: United States of America as represented by United States (Washington, DC) FNAL

DOE Contract Number:: AC02-76CH03000

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: speed; data; compactor; method; apparatus; suppressing; transmission; non-informational; words; source; video; camera; values; predetermined; threshold; transmitted; occurrences; counted; count; invalid; valid; appended; flag; digits; receiving; decodes; original; stream; reconstructable; data words; predetermined threshold; video camera; speed data; data stream; original data; /375/358/

Citation Formats


                    Baumbaugh, Alan E., and Knickerbocker, Kelly L. High speed data compactor.  United States: N. p., 1988. 
        Web.

Copy to clipboard


                    Baumbaugh, Alan E., & Knickerbocker, Kelly L. High speed data compactor.  United States.

Copy to clipboard


                    Baumbaugh, Alan E., and Knickerbocker, Kelly L. Sat .  
        "High speed data compactor".  United States.  https://www.osti.gov/servlets/purl/866625.

Copy to clipboard


                    
@article{osti_866625,

  title        = {High speed data compactor},

  author       = {Baumbaugh, Alan E. and Knickerbocker, Kelly L.},

  abstractNote = {A method and apparatus for suppressing from transmission, non-informational data words from a source of data words such as a video camera. Data words having values greater than a predetermined threshold are transmitted whereas data words having values less than a predetermined threshold are not transmitted but their occurrences instead are counted. Before being transmitted, the count of occurrences of invalid data words and valid data words are appended with flag digits which a receiving system decodes. The original data stream is fully reconstructable from the stream of valid data words and count of invalid data words.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1988},

  month        = {6}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar records in DOE Patents and OSTI.GOV collections:

High speed data compactor

Patent Baumbaugh, A.E.; Knickerbocker, K.L.

An apparatus for non-destructively compressing data in a stream of N-bit data words from a source of informational and non-informational data words, is described comprised of: comparison means coupled to the data source for comparison testing N-bit data words in the data stream against a predetermined N-bit binary threshold value; a counter means coupled to the comparison means for forming a count word of N binary digits; first flag bit means coupled to the comparison means and the counter means for forming a first (N + 1) bit digital word which included a first valued binary flag digit appended tomore »« less
High speed data compactor

Patent Baumbaugh, A E; Knickerbocker, K L

A method and apparatus for suppressing from transmission, non-informational data words from a source of data words such as a video camera. Data words having values greater than a predetermined threshold are transmitted whereas data words having values less than a predetermined threshold are not transmitted but their occurrences instead are counted. Before being transmitted, the count of occurrences of invalid data words and valid data words are appended with flag digits which a receiving system decodes. The original data stream is fully reconstructable from the stream of valid data words and count of invalid data words. 2 figs.
Full Text Available
Parallel pulse processing and data acquisition for high speed, low error flow cytometry

Patent van den Engh, Gerrit J. (Livermore, CA); Stokdijk, Willem (Livermore, CA)

A digitally synchronized parallel pulse processing and data acquisition system for a flow cytometer has multiple parallel input channels with independent pulse digitization and FIFO storage buffer. A trigger circuit controls the pulse digitization on all channels. After an event has been stored in each FIFO, a bus controller moves the oldest entry from each FIFO buffer onto a common data bus. The trigger circuit generates an ID number for each FIFO entry, which is checked by an error detection circuit. The system has high speed and low error rate.
Full Text Available
Fault-tolerant corrector/detector chip for high-speed data processing

Patent Andaleon, David D. (San Ramon, CA); Napolitano, Jr., Leonard M. (Danville, CA); Redinbo, G. Robert (Davis, CA); ...

An internally fault-tolerant data error detection and correction integrated circuit device (10) and a method of operating same. The device functions as a bidirectional data buffer between a 32-bit data processor and the remainder of a data processing system and provides a 32-bit datum is provided with a relatively short eight bits of data-protecting parity. The 32-bits of data by eight bits of parity is partitioned into eight 4-bit nibbles and two 4-bit nibbles, respectively. For data flowing towards the processor the data and parity nibbles are checked in parallel and in a single operation employing a dual orthogonal basismore »« less
Full Text Available
Device for modular input high-speed multi-channel digitizing of electrical data

Patent VanDeusen, Alan L. (Lee's Summit, MO); Crist, Charles E. (Waxahachie, TX)

A multi-channel high-speed digitizer module converts a plurality of analog signals to digital signals (digitizing) and stores the signals in a memory device. The analog input channels are digitized simultaneously at high speed with a relatively large number of on-board memory data points per channel. The module provides an automated calibration based upon a single voltage reference source. Low signal noise at such a high density and sample rate is accomplished by ensuring the A/D converters are clocked at the same point in the noise cycle each time so that synchronous noise sampling occurs. This sampling process, in conjunction withmore »« less
Full Text Available

Similar Records