High speed data compactor

Title: High speed data compactor

Full Record
Other Related Research

Abstract

A method and apparatus for suppressing from transmission, non-informational data words from a source of data words such as a video camera. Data words having values greater than a predetermined threshold are transmitted whereas data words having values less than a predetermined threshold are not transmitted but their occurrences instead are counted. Before being transmitted, the count of occurrences of invalid data words and valid data words are appended with flag digits which a receiving system decodes. The original data stream is fully reconstructable from the stream of valid data words and count of invalid data words.

Inventors:

Baumbaugh, Alan E ^[1]; Knickerbocker, Kelly L ^[2]

Batavia, IL
Aurora, IL

Issue Date:: 1988-06-04

Research Org.:: Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)

OSTI Identifier:: 866625

Patent Number(s):: 4751572

Application Number:: 06/947,925

Assignee:: United States of America as represented by United States (Washington, DC)

Patent Classifications (CPCs):: H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04N - PICTORIAL COMMUNICATION, e.g. TELEVISION

H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING

Show more

H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04N - PICTORIAL COMMUNICATION, e.g. TELEVISION
H04N1/41 - Bandwidth or redundancy reduction

H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
H03M7/46 - Conversion to or from run-length codes, i.e. by representing the number of consecutive digits, or groups of digits, of the same kind by a code word and a digit indicative of that kind

Show less

DOE Contract Number:: AC02-76CH03000

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: speed; data; compactor; method; apparatus; suppressing; transmission; non-informational; words; source; video; camera; values; predetermined; threshold; transmitted; occurrences; counted; count; invalid; valid; appended; flag; digits; receiving; decodes; original; stream; reconstructable; data words; predetermined threshold; video camera; speed data; data stream; original data; /375/358/

Citation Formats


                    Baumbaugh, Alan E, and Knickerbocker, Kelly L. High speed data compactor.  United States: N. p., 1988. 
        Web.

Copy to clipboard


                    Baumbaugh, Alan E, & Knickerbocker, Kelly L. High speed data compactor.  United States.

Copy to clipboard


                    Baumbaugh, Alan E, and Knickerbocker, Kelly L. Sat .  
        "High speed data compactor".  United States.  https://www.osti.gov/servlets/purl/866625.

Copy to clipboard


                    
@article{osti_866625,

  title        = {High speed data compactor},

  author       = {Baumbaugh, Alan E and Knickerbocker, Kelly L},

  abstractNote = {A method and apparatus for suppressing from transmission, non-informational data words from a source of data words such as a video camera. Data words having values greater than a predetermined threshold are transmitted whereas data words having values less than a predetermined threshold are not transmitted but their occurrences instead are counted. Before being transmitted, the count of occurrences of invalid data words and valid data words are appended with flag digits which a receiving system decodes. The original data stream is fully reconstructable from the stream of valid data words and count of invalid data words.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1988},

  month        = {6}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Method and apparatus for high speed data acquisition and processing

Patent Ferron, John R [San Diego, CA]

A method and apparatus for high speed digital data acquisition. The apparatus includes one or more multiplexers for receiving multiple channels of digital data at a low data rate and asserting a multiplexed data stream at a high data rate, and one or more FIFO memories for receiving data from the multiplexers and asserting the data to a real time processor. Preferably, the invention includes two multiplexers, two FIFO memories, and a 64-bit bus connecting the FIFO memories with the processor. Each multiplexer receives four channels of 14-bit digital data at a rate of up to 5 MHz per channel,more »« less
Full Text Available
Device for modular input high-speed multi-channel digitizing of electrical data

Patent VanDeusen, Alan L [Lee's Summit, MO]; Crist, Charles E [Waxahachie, TX]

A multi-channel high-speed digitizer module converts a plurality of analog signals to digital signals (digitizing) and stores the signals in a memory device. The analog input channels are digitized simultaneously at high speed with a relatively large number of on-board memory data points per channel. The module provides an automated calibration based upon a single voltage reference source. Low signal noise at such a high density and sample rate is accomplished by ensuring the A/D converters are clocked at the same point in the noise cycle each time so that synchronous noise sampling occurs. This sampling process, in conjunction withmore »« less
Full Text Available
Parallel pulse processing and data acquisition for high speed, low error flow cytometry

Patent van den Engh, Gerrit J [Livermore, CA]; Stokdijk, Willem [Livermore, CA]

A digitally synchronized parallel pulse processing and data acquisition system for a flow cytometer has multiple parallel input channels with independent pulse digitization and FIFO storage buffer. A trigger circuit controls the pulse digitization on all channels. After an event has been stored in each FIFO, a bus controller moves the oldest entry from each FIFO buffer onto a common data bus. The trigger circuit generates an ID number for each FIFO entry, which is checked by an error detection circuit. The system has high speed and low error rate.
Full Text Available
Fault-tolerant corrector/detector chip for high-speed data processing

Patent Andaleon, David D [San Ramon, CA]; Napolitano, Jr., Leonard M. (Danville, CA); Redinbo, G Robert [Davis, CA]; ...

An internally fault-tolerant data error detection and correction integrated circuit device (10) and a method of operating same. The device functions as a bidirectional data buffer between a 32-bit data processor and the remainder of a data processing system and provides a 32-bit datum is provided with a relatively short eight bits of data-protecting parity. The 32-bits of data by eight bits of parity is partitioned into eight 4-bit nibbles and two 4-bit nibbles, respectively. For data flowing towards the processor the data and parity nibbles are checked in parallel and in a single operation employing a dual orthogonal basismore »« less
Full Text Available
Data Capture Technique for High Speed Signaling

Patent Barrett, Wayne Melvin [Rochester, MN]; Chen, Dong [Croton On Hudson, NY]; Coteus, Paul William [Yorktwon Heights, NY]; ...

A data capture technique for high speed signaling to allow for optimal sampling of an asynchronous data stream. This technique allows for extremely high data rates and does not require that a clock be sent with the data as is done in source synchronous systems. The present invention also provides a hardware mechanism for automatically adjusting transmission delays for optimal two-bit simultaneous bi-directional (SiBiDi) signaling.
Full Text Available

Similar Records