Multiplexer and time duration measuring circuit

Title: Multiplexer and time duration measuring circuit

Full Record
Other Related Research

Abstract

A multiplexer device is provided for multiplexing data in the form of randomly developed, variable width pulses from a plurality of pulse sources to a master storage. The device includes a first multiplexer unit which includes a plurality of input circuits each coupled to one of the pulse sources, with all input circuits being disabled when one input circuit receives an input pulse so that only one input pulse is multiplexed by the multiplexer unit at any one time.

Inventors:

Gray, Jr., James ^[1]

(Downers Grove, IL)

Issue Date:: 1980-01-01

Research Org.:: Argonne National Laboratory (ANL), Argonne, IL

OSTI Identifier:: 863725

Patent Number(s):: 4234949

Assignee:: United States of America as represented by United States (Washington, DC)

Patent Classifications (CPCs):: H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION

Show more

H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
H04L5/245 - {with a number of discharge tubes or semiconductor elements which successively connect the different channels to the transmission channels

Show less

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: multiplexer; time; duration; measuring; circuit; device; provided; multiplexing; data; form; randomly; developed; variable; width; pulses; plurality; pulse; sources; master; storage; unit; input; circuits; coupled; disabled; receives; multiplexed; input pulse; time duration; measuring circuit; pulse source; variable width; /370/

Citation Formats


                    Gray, Jr., James. Multiplexer and time duration measuring circuit.  United States: N. p., 1980. 
        Web.

Copy to clipboard


                    Gray, Jr., James. Multiplexer and time duration measuring circuit.  United States.

Copy to clipboard


                    Gray, Jr., James. Tue .  
        "Multiplexer and time duration measuring circuit".  United States.  https://www.osti.gov/servlets/purl/863725.

Copy to clipboard


                    
@article{osti_863725,

  title        = {Multiplexer and time duration measuring circuit},

  author       = {Gray, Jr., James},

  abstractNote = {A multiplexer device is provided for multiplexing data in the form of randomly developed, variable width pulses from a plurality of pulse sources to a master storage. The device includes a first multiplexer unit which includes a plurality of input circuits each coupled to one of the pulse sources, with all input circuits being disabled when one input circuit receives an input pulse so that only one input pulse is multiplexed by the multiplexer unit at any one time.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1980},

  month        = {1}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Multiplexer and time duration measuring circuit

Patent Gray, J Jr

A multiplexer device is provided for multiplexing data from a plurality of pulse sources to a master storage and includes a D type flip-flop.
Self-calibrating multiplexer circuit

Patent Wahl, Chris P [North Huntingdon, PA]

A time domain multiplexer system with automatic determination of acceptable multiplexer output limits, error determination, or correction is comprised of a time domain multiplexer, a computer, a constant current source capable of at least three distinct current levels, and two series resistances employed for calibration and testing. A two point linear calibration curve defining acceptable multiplexer voltage limits may be defined by the computer by determining the voltage output of the multiplexer to very accurately known input signals developed from predetermined current levels across the series resistances. Drift in the multiplexer may be detected by the computer when the outputmore »« less
Full Text Available
High speed, long distance, data transmission multiplexing circuit

Patent Mariotti, Razvan [Boulder, CO]

A high speed serial data transmission multiplexing circuit, which is operable to accurately transmit data over long distances (up to 3 Km), and to multiplex, select and continuously display real time analog signals in a bandwidth from DC to 100 Khz. The circuit is made fault tolerant by use of a programmable flywheel algorithm, which enables the circuit to tolerate one transmission error before losing synchronization of the transmitted frames of data. A method of encoding and framing captured and transmitted data is used which has a low overhead and prevents some particular transmitted data patterns from locking an includedmore » detector/decoder circuit.« less
Full Text Available
Circuit for measuring time differences among events

Patent Romrell, Delwin M [Richland, WA]

An electronic circuit has a plurality of input terminals. Application of a first input signal to any one of the terminals initiates a timing sequence. Later inputs to the same terminal are ignored but a later input to any other terminal of the plurality generates a signal which can be used to measure the time difference between the later input and the first input signal. Also, such time differences may be measured between the first input signal and an input signal to any other terminal of the plurality or the circuit may be reset at any time by an externalmore » reset signal.« less
Full Text Available
Time-division multiplexing data bus

Patent Hoff, James R.

A two-to-one multiplexor comprises a first data input configured to hold data provided from a first preceding asynchronous pipeline stage and a second data input configured to hold data provided from a second preceding asynchronous pipeline stage, a 4-phase bundled data protocol facilitating communication between the first and the second data inputs and the first and second preceding asynchronous pipeline stage, an arbitration unit connected to the first data input and the second data input, and configured to select which of the data from the first and the second data inputs is released, a request release unit, and a resetmore »« less
Full Text Available

Similar Records