Superconducting transistor

Gray, Kenneth E

Title: Superconducting transistor

Full Record
Other Related Research

Abstract

A superconducting transistor is formed by disposing three thin films of superconducting material in a planar parallel arrangement and insulating the films from each other by layers of insulating oxides to form two tunnel junctions. One junction is biased above twice the superconducting energy gap and the other is biased at less than twice the superconducting energy gap. Injection of quasiparticles into the center film by one junction provides a current gain in the second junction.

Inventors:

Gray, Kenneth E ^[1]

Naperville, IL

Issue Date:: 1979-01-01

Research Org.:: Argonne National Lab. (ANL), Argonne, IL (United States)

OSTI Identifier:: 863369

Patent Number(s):: 4157555

Assignee:: United States of America as represented by United States (Washington, DC)

Patent Classifications (CPCs):: H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC Y10S - TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS

Show more

H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
H01L39/228 - {three or more electrode devices, e.g. transistor-like structures}

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC Y10S - TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10S505/874 - with josephson junction, e.g. squid

Show less

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: superconducting; transistor; formed; disposing; films; material; planar; parallel; arrangement; insulating; layers; oxides; form; tunnel; junctions; junction; biased; twice; energy; gap; injection; quasiparticles; center; film; provides; current; tunnel junctions; tunnel junction; conducting material; superconducting material; parallel arrangement; energy gap; superconducting transistor; /257/327/505/

Citation Formats


                    Gray, Kenneth E. Superconducting transistor.  United States: N. p., 1979. 
        Web.

Copy to clipboard


                    Gray, Kenneth E. Superconducting transistor.  United States.

Copy to clipboard


                    Gray, Kenneth E. Mon .  
        "Superconducting transistor".  United States.  https://www.osti.gov/servlets/purl/863369.

Copy to clipboard


                    
@article{osti_863369,

  title        = {Superconducting transistor},

  author       = {Gray, Kenneth E},

  abstractNote = {A superconducting transistor is formed by disposing three thin films of superconducting material in a planar parallel arrangement and insulating the films from each other by layers of insulating oxides to form two tunnel junctions. One junction is biased above twice the superconducting energy gap and the other is biased at less than twice the superconducting energy gap. Injection of quasiparticles into the center film by one junction provides a current gain in the second junction.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1979},

  month        = {1}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Thermally sensitive ionic redox transistor

Patent Li, Yiyang; Talin, Albert Alec; Fuller, Elliot James

A thermally sensitive ionic redox transistor comprises a solid channel, a solid reservoir layer, and a solid electrolyte layer disposed between the channel and the reservoir layer. A conductance of the channel is varied by changing the concentration of ions such as oxygen vacancies in the channel layer. Ionic conductivity of the gate, electrolyte, and channel layers increase with increasing temperature. Ion or vacancy transport between the channel and the reservoir layer across the electrolyte layer occurs in response to applying a voltage between the channel and the reservoir layer when the device is heated to an elevated temperature. Whenmore » « less
Full Text Available
Taxel-addressable matrix of vertical nanowire piezotronic transistors

Patent Wang, Zhong Lin; Wu, Wenzhuo; Wen, Xiaonan

A tactile sensing matrix includes a substrate, a first plurality of elongated electrode structures, a plurality of vertically aligned piezoelectric members, an insulating layer infused into the piezoelectric members and a second plurality of elongated electrode structures. The first plurality of elongated electrode structures is disposed on the substrate along a first orientation. The vertically aligned piezoelectric members is disposed on the first plurality of elongated electrode structures and form a matrix having columns of piezoelectric members disposed along the first orientation and rows of piezoelectric members disposed along a second orientation that is transverse to the first orientation. Themore » « less
Full Text Available
Optically switched graphene/4H-SiC junction bipolar transistor

Patent Chandrashekhar, MVS; Sudarshan, Tangali S.; Omar, Sabih U.; ...

A bi-polar device is provided, along with methods of making the same. The bi-polar device can include a semiconductor substrate doped with a first dopant, a semiconductor layer on the first surface of the semiconductor substrate, and a Schottky barrier layer on the semiconductor layer. The method of forming a bi-polar device can include: forming a semiconductor layer on a first surface of a semiconductor substrate, where the semiconductor substrate comprises a first dopant and where the semiconductor layer comprises a second dopant that has an opposite polarity than the first dopant; and forming a Schottky barrier layer on amore » « less
Full Text Available
Secure true random number generation using 1.5-T transistor flash memory

Patent Clark, Lawrence T.; Adams, James; Holbert, Keith E.

This disclosure relates generally to physically unclonable function (PUF) circuitry along with methods of generating numbers. In one embodiment, the PUF circuitry includes a memory, a memory control circuitry, and whitening circuitry. To reduce or eliminate the systematic bias from the array, whitening circuitry is configured to generate a random number comprising random number bits in response to the memory control circuit implementing at least one sequence of memory cycles on the array of the memory cells in the memory. The whitening circuitry is configured to provide the random number bits of the random number based on the variable bitmore » « less
Full Text Available
Method to fabricate quantum dot field-effect transistors without bias-stress effect

Patent Law, Matt; Tolentino, Jason

Disclosed herein are embodiments of a method to form quantum dot field-effect transistors (QD FETs) having little to no bias-stress effect. Bias-stress effect can be reduced or eliminated through, as an example, the use of a gas or liquid to remove ligands and/or reduce charge trapping on the QD FETs, followed by deposition of an inorganic or organic matrix around the QDs in the FET.
Full Text Available

Similar Records