skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Analog storage integrated circuit

Abstract

A high speed data storage array is defined utilizing a unique cell design for high speed sampling of a rapidly changing signal. Each cell of the array includes two input gates between the signal input and a storage capacitor. The gates are controlled by a high speed row clock and low speed column clock so that the instantaneous analog value of the signal is only sampled and stored by each cell on coincidence of the two clocks. 6 figs.

Inventors:
; ;
Issue Date:
OSTI Identifier:
7165155
Patent Number(s):
4811285 A
Application Number:
PPN: US 7-144611
Assignee:
Leland Stanford Junior Univ., Stanford, CA (United States) PTO; EDB-94-117948
DOE Contract Number:  
AC03-76SF00515
Resource Type:
Patent
Resource Relation:
Patent File Date: 11 Jan 1988
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING; 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; INTEGRATED CIRCUITS; DESIGN; MEMORY DEVICES; ANALOG SYSTEMS; GATING CIRCUITS; SAMPLING; ELECTRONIC CIRCUITS; MICROELECTRONIC CIRCUITS; 426000* - Engineering- Components, Electron Devices & Circuits- (1990-); 990200 - Mathematics & Computers

Citation Formats

Walker, J.T., Larsen, R.S., and Shapiro, S.L. Analog storage integrated circuit. United States: N. p., 1989. Web.
Walker, J.T., Larsen, R.S., & Shapiro, S.L. Analog storage integrated circuit. United States.
Walker, J.T., Larsen, R.S., and Shapiro, S.L. Tue . "Analog storage integrated circuit". United States.
@article{osti_7165155,
title = {Analog storage integrated circuit},
author = {Walker, J.T. and Larsen, R.S. and Shapiro, S.L.},
abstractNote = {A high speed data storage array is defined utilizing a unique cell design for high speed sampling of a rapidly changing signal. Each cell of the array includes two input gates between the signal input and a storage capacitor. The gates are controlled by a high speed row clock and low speed column clock so that the instantaneous analog value of the signal is only sampled and stored by each cell on coincidence of the two clocks. 6 figs.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1989},
month = {3}
}