DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method for formation of thin film transistors on plastic substrates

Abstract

A process for formation of thin film transistors (TFTs) on plastic substrates replaces standard thin film transistor fabrication techniques, and uses sufficiently lower processing temperatures so that inexpensive plastic substrates may be used in place of standard glass, quartz, and silicon wafer-based substrates. The process relies on techniques for depositing semiconductors, dielectrics, and metals at low temperatures; crystallizing and doping semiconductor layers in the TFT with a pulsed energy source; and creating top-gate self-aligned as well as back-gate TFT structures. The process enables the fabrication of amorphous and polycrystalline channel silicon TFTs at temperatures sufficiently low to prevent damage to plastic substrates. The process has use in large area low cost electronics, such as flat panel displays and portable electronics. 5 figs.

Inventors:
; ; ;
Issue Date:
Research Org.:
Univ. of California (United States)
Sponsoring Org.:
USDOE, Washington, DC (United States)
OSTI Identifier:
675870
Patent Number(s):
5817550
Application Number:
PAN: 8-611,318
Assignee:
Univ. of California, Oakland, CA (United States)
DOE Contract Number:  
W-7405-ENG-48
Resource Type:
Patent
Resource Relation:
Other Information: PBD: 6 Oct 1998
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING NOT INCLUDED IN OTHER CATEGORIES; TRANSISTORS; PLASTICS; SUBSTRATES; FABRICATION; TEMPERATURE DEPENDENCE; DISPLAY DEVICES; ELECTRONIC EQUIPMENT

Citation Formats

Carey, P G, Smith, P M, Sigmon, T W, and Aceves, R C. Method for formation of thin film transistors on plastic substrates. United States: N. p., 1998. Web.
Carey, P G, Smith, P M, Sigmon, T W, & Aceves, R C. Method for formation of thin film transistors on plastic substrates. United States.
Carey, P G, Smith, P M, Sigmon, T W, and Aceves, R C. Tue . "Method for formation of thin film transistors on plastic substrates". United States.
@article{osti_675870,
title = {Method for formation of thin film transistors on plastic substrates},
author = {Carey, P G and Smith, P M and Sigmon, T W and Aceves, R C},
abstractNote = {A process for formation of thin film transistors (TFTs) on plastic substrates replaces standard thin film transistor fabrication techniques, and uses sufficiently lower processing temperatures so that inexpensive plastic substrates may be used in place of standard glass, quartz, and silicon wafer-based substrates. The process relies on techniques for depositing semiconductors, dielectrics, and metals at low temperatures; crystallizing and doping semiconductor layers in the TFT with a pulsed energy source; and creating top-gate self-aligned as well as back-gate TFT structures. The process enables the fabrication of amorphous and polycrystalline channel silicon TFTs at temperatures sufficiently low to prevent damage to plastic substrates. The process has use in large area low cost electronics, such as flat panel displays and portable electronics. 5 figs.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1998},
month = {10}
}

Patent:
Search for the full text at the U.S. Patent and Trademark Office Note: You will be redirected to the USPTO site, which may require a pop-up blocker to be deactivated to view the patent. If so, you will need to manually turn off your browser's pop-up blocker, typically found within the browser settings. (See DOE Patents FAQs for more information.)

Save / Share: