Improvements in floating point addition/subtraction operations

Title: Improvements in floating point addition/subtraction operations

Full Record
Other Related Research

Abstract

Apparatus is described for decreasing the latency time associated with floating point addition and subtraction in a computer, using a novel bifurcated, pre-normalization/post-normalization approach that distinguishes between differences of floating point exponents.

Inventors:: Farmwald, P.M.

Issue Date:: 1984-02-24

OSTI Identifier:: 6101400

Application Number:: ON: TI85006009

Assignee:: Dept of Energy EDB-85-042155

DOE Contract Number:: W-7405-ENG-48

Resource Type:: Patent

Resource Relation:: Other Information: Portions are illegible in microfiche products

Country of Publication:: United States

Language:: English

Subject:: 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; DATA PROCESSING; CALCULATION METHODS; COMPUTER CALCULATIONS; DIGITAL COMPUTERS; MATHEMATICS; PROGRAMMING; COMPUTERS; PROCESSING; 990200* - Mathematics & Computers

Citation Formats


                    Farmwald, P.M. Improvements in floating point addition/subtraction operations.  United States: N. p., 1984. 
        Web.

Copy to clipboard


                    Farmwald, P.M. Improvements in floating point addition/subtraction operations.  United States.

Copy to clipboard


                    Farmwald, P.M. Fri .  
        "Improvements in floating point addition/subtraction operations".  United States.

Copy to clipboard


                    
@article{osti_6101400,

  title        = {Improvements in floating point addition/subtraction operations},

  author       = {Farmwald, P.M.},

  abstractNote = {Apparatus is described for decreasing the latency time associated with floating point addition and subtraction in a computer, using a novel bifurcated, pre-normalization/post-normalization approach that distinguishes between differences of floating point exponents.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1984},

  month        = {2}

}

Copy to clipboard

Patent:

Search for the full text at the U.S. Patent and Trademark Office

Save / Share:

Export Metadata

Save to My Library

Similar records in DOE Patents and OSTI.GOV collections:

Bifurcated method and apparatus for floating point addition with decreased latency time

Patent Farmwald, P.M.

This patent describes a method for performing floating point addition of a pair of floating point binary numbers each expressed as a mantissa and an exponent. The method comprises the steps of alignment of the mantissas, addition of the aligned mantissas and postnormalization of the mantissa of the sum. The improvement described here comprises: comparing the exponents of the two floating point numbers prior to the alignment step; simultaneously performing two separate calculations along first and second separate parallel paths as follows: calculating a first sum in the first path as if the difference of the exponents is either 0more »« less
Multiprocessing system for performing floating point arithmetic operations

Patent Nguyenphu, M.; Thatcher, L.E.

This patent describes a data processing system. It comprises: a fixed point arithmetic processor means for performing fixed point arithmetic operations and including control means for decoding a floating point arithmetic instruction specifying a floating point arithmetic operation, and an addressing means for computing addresses for floating point data for the floating point operation from a memory means. The memory means for storing data and including means for receiving the addresses from the fixed point arithmetic processor means and providing the floating point data to a floating point arithmetic processor means; and the floating point arithmetic processor means for performingmore »« less
Bifurcated method and apparatus for floating point addition with decreased latency time

Patent Farmwald, Paul M. (Livermore, CA)

Apparatus for decreasing the latency time associated with floating point addition and subtraction in a computer, using a novel bifurcated, pre-normalization/post-normalization approach that distinguishes between differences of floating point exponents.
Full Text Available
Floating point only SIMD instruction set architecture including compare, select, Boolean, and alignment operations

Patent Gschwind, Michael K [Chappaqua, NY]

Mechanisms for implementing a floating point only single instruction multiple data instruction set architecture are provided. A processor is provided that comprises an issue unit, an execution unit coupled to the issue unit, and a vector register file coupled to the execution unit. The execution unit has logic that implements a floating point (FP) only single instruction multiple data (SIMD) instruction set architecture (ISA). The floating point vector registers of the vector register file store both scalar and floating point values as vectors having a plurality of vector elements. The processor may be part of a data processing system.
Full Text Available
Improvements in floating barriers and process for their manufacture (in French)

Patent Oberg, P.O.

This invention concerns floating barriers consisting of floating elements the shape of which is determined by the expansion of pliable volumes. The improvement consists in that each volume contains a mechanism which causes it to develop. In manufacturing such elements, the developing mechanism is attached to a precut sheet of material, which is then folded to constitute a tube from which hangs a curtain. This apparatus is intended to fight pollution of the surface of water by retaining and removing oil spill.

Similar Records