skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: CMOS-compatible InP/InGaAs digital photoreceiver

Abstract

A digital photoreceiver is formed monolithically on an InP semiconductor substrate and comprises a p-i-n photodetector formed from a plurality of InP/InGaAs layers deposited by an epitaxial growth process and an adjacent heterojunction bipolar transistor (HBT) amplifier formed from the same InP/InGaAs layers. The photoreceiver amplifier operates in a large-signal mode to convert a detected photocurrent signal into an amplified output capable of directly driving integrated circuits such as CMOS. In combination with an optical transmitter, the photoreceiver may be used to establish a short-range channel of digital optical communications between integrated circuits with applications to multi-chip modules (MCMs). The photoreceiver may also be used with fiber optic coupling for establishing longer-range digital communications (i.e. optical interconnects) between distributed computers or the like. Arrays of digital photoreceivers may be formed on a common substrate for establishing a plurality of channels of digital optical communication, with each photoreceiver being spaced by less than about 1 mm and consuming less than about 20 mW of power, and preferably less than about 10 mW. Such photoreceiver arrays are useful for transferring huge amounts of digital data between integrated circuits at bit rates of up to about 1,000 Mb/s or more. 4 figs.

Inventors:
; ; ; ;
Issue Date:
Research Org.:
Sandia Corporation
OSTI Identifier:
551040
Patent Number(s):
5,684,308
Application Number:
PAN: 8-601,904
Assignee:
Sandia Corp., Albuquerque, NM (United States) SNL; SCA: 426000; PA: EDB-98:002961; SN: 97001886557
DOE Contract Number:  
AC04-94AL85000
Resource Type:
Patent
Resource Relation:
Other Information: PBD: 4 Nov 1997
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING NOT INCLUDED IN OTHER CATEGORIES; PHOTODETECTORS; FABRICATION; INDIUM PHOSPHIDES; INDIUM ARSENIDES; GALLIUM ARSENIDES; PHOTOCURRENTS; INTEGRATED CIRCUITS; COMMUNICATIONS; DATA TRANSMISSION SYSTEMS; EPITAXY

Citation Formats

Lovejoy, M.L., Rose, B.H., Craft, D.C., Enquist, P.M., and Slater, D.B. Jr. CMOS-compatible InP/InGaAs digital photoreceiver. United States: N. p., 1997. Web.
Lovejoy, M.L., Rose, B.H., Craft, D.C., Enquist, P.M., & Slater, D.B. Jr. CMOS-compatible InP/InGaAs digital photoreceiver. United States.
Lovejoy, M.L., Rose, B.H., Craft, D.C., Enquist, P.M., and Slater, D.B. Jr. Tue . "CMOS-compatible InP/InGaAs digital photoreceiver". United States.
@article{osti_551040,
title = {CMOS-compatible InP/InGaAs digital photoreceiver},
author = {Lovejoy, M.L. and Rose, B.H. and Craft, D.C. and Enquist, P.M. and Slater, D.B. Jr.},
abstractNote = {A digital photoreceiver is formed monolithically on an InP semiconductor substrate and comprises a p-i-n photodetector formed from a plurality of InP/InGaAs layers deposited by an epitaxial growth process and an adjacent heterojunction bipolar transistor (HBT) amplifier formed from the same InP/InGaAs layers. The photoreceiver amplifier operates in a large-signal mode to convert a detected photocurrent signal into an amplified output capable of directly driving integrated circuits such as CMOS. In combination with an optical transmitter, the photoreceiver may be used to establish a short-range channel of digital optical communications between integrated circuits with applications to multi-chip modules (MCMs). The photoreceiver may also be used with fiber optic coupling for establishing longer-range digital communications (i.e. optical interconnects) between distributed computers or the like. Arrays of digital photoreceivers may be formed on a common substrate for establishing a plurality of channels of digital optical communication, with each photoreceiver being spaced by less than about 1 mm and consuming less than about 20 mW of power, and preferably less than about 10 mW. Such photoreceiver arrays are useful for transferring huge amounts of digital data between integrated circuits at bit rates of up to about 1,000 Mb/s or more. 4 figs.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1997},
month = {11}
}