skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Jitter compensation circuit

Abstract

The instantaneous V{sub co} signal on a charging capacitor is sampled and the charge voltage on capacitor C{sub o} is captured just prior to its discharge into the first stage of magnetic modulator. The captured signal is applied to an averaging circuit with a long time constant and to the positive input terminal of a differential amplifier. The averaged V{sub co} signal is split between a gain stage (G = 0.975) and a feedback stage that determines the slope of the voltage ramp applied to the high speed comparator. The 97.5% portion of the averaged V{sub co} signal is applied to the negative input of a differential amplifier gain stage (G = 10). The differential amplifier produces an error signal by subtracting 97.5% of the averaged V{sub co} signal from the instantaneous value of sampled V{sub co} signal and multiplying the difference by ten. The resulting error signal is applied to the positive input of a high speed comparator. The error signal is then compared to a voltage ramp that is proportional to the averaged V{sub co} values squared divided by the total volt-second product of the magnetic compression circuit. 11 figs.

Inventors:
;
Issue Date:
Research Org.:
University of California
Sponsoring Org.:
USDOE, Washington, DC (United States)
OSTI Identifier:
527778
Patent Number(s):
5,666,385
Application Number:
PAN: 8-340,408
Assignee:
Dept. of Energy, Washington, DC (United States) PTO; SCA: 426000; PA: EDB-97:126626; SN: 97001846762
DOE Contract Number:  
W-7405-ENG-48
Resource Type:
Patent
Resource Relation:
Other Information: PBD: 9 Sep 1997
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING NOT INCLUDED IN OTHER CATEGORIES; SIGNAL CONDITIONERS; ELECTRIC POTENTIAL; COMPARATOR CIRCUITS; CAPACITORS; CORRECTIONS; FLUCTUATIONS

Citation Formats

Sullivan, J.S., and Ball, D.G. Jitter compensation circuit. United States: N. p., 1997. Web.
Sullivan, J.S., & Ball, D.G. Jitter compensation circuit. United States.
Sullivan, J.S., and Ball, D.G. Tue . "Jitter compensation circuit". United States.
@article{osti_527778,
title = {Jitter compensation circuit},
author = {Sullivan, J.S. and Ball, D.G.},
abstractNote = {The instantaneous V{sub co} signal on a charging capacitor is sampled and the charge voltage on capacitor C{sub o} is captured just prior to its discharge into the first stage of magnetic modulator. The captured signal is applied to an averaging circuit with a long time constant and to the positive input terminal of a differential amplifier. The averaged V{sub co} signal is split between a gain stage (G = 0.975) and a feedback stage that determines the slope of the voltage ramp applied to the high speed comparator. The 97.5% portion of the averaged V{sub co} signal is applied to the negative input of a differential amplifier gain stage (G = 10). The differential amplifier produces an error signal by subtracting 97.5% of the averaged V{sub co} signal from the instantaneous value of sampled V{sub co} signal and multiplying the difference by ten. The resulting error signal is applied to the positive input of a high speed comparator. The error signal is then compared to a voltage ramp that is proportional to the averaged V{sub co} values squared divided by the total volt-second product of the magnetic compression circuit. 11 figs.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1997},
month = {9}
}