METHOD FOR PRODUCING P-I-N SEMICONDUCTORS

Title: METHOD FOR PRODUCING P-I-N SEMICONDUCTORS

Full Record
Other Related Research

Inventors:: Blankenship, J L

Issue Date:: 1965-10-19

Research Org.:: Originating Research Org. not identified

OSTI Identifier:: 4615505

Patent Number(s):: 3212940

Assignee:: U.S. Atomic Energy Commission

NSA Number:: NSA-20-001580

Resource Type:: Patent

Resource Relation:: Other Information: Orig. Receipt Date: 31-DEC-66

Country of Publication:: United States

Language:: English

Subject:: GENERAL AND MISCELLANEOUS; DIFFUSION; ELECTRIC FIELDS; FABRICATION; LITHIUM; SEMICONDUCTORS; SILICON; SURFACES; TRAPS

Citation Formats


                    Blankenship, J L. METHOD FOR PRODUCING P-I-N SEMICONDUCTORS.  United States: N. p., 1965. 
        Web.

Copy to clipboard


                    Blankenship, J L. METHOD FOR PRODUCING P-I-N SEMICONDUCTORS.  United States.

Copy to clipboard


                    Blankenship, J L. Tue .  
        "METHOD FOR PRODUCING P-I-N SEMICONDUCTORS".  United States.

Copy to clipboard


                    
@article{osti_4615505,

  title        = {METHOD FOR PRODUCING P-I-N SEMICONDUCTORS},

  author       = {Blankenship, J L},

  abstractNote = {},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1965},

  month        = {10}

}

Copy to clipboard

Patent:

Search for the full text at the U.S. Patent and Trademark Office

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Hybrid method of making an amorphous silicon P-I-N semiconductor device

Patent Moustakas, Theodore D [Berkeley Heights, NJ]; Morel, Don L [Woodland Hills, CA]; Abeles, Benjamin [Princeton, NJ]

The invention is directed to a hydrogenated amorphous silicon PIN semiconductor device of hybrid glow discharge/reactive sputtering fabrication. The hybrid fabrication method is of advantage in providing an ability to control the optical band gap of the P and N layers, resulting in increased photogeneration of charge carriers and device output.
Full Text Available
Improved method of preparing p-i-n junctions in amorphous silicon semiconductors

Patent Madan, A

A method of preparing p/sup +/-i-n/sup +/ junctions for amorphous silicon semiconductors includes depositing amorphous silicon on a thin layer of trivalent material, such as aluminum, indium, or gallium at a temperature in the range of 200/sup 0/C to 250/sup 0/C. At this temperature, the layer of trivalent material diffuses into the amorphous silicon to form a graded p/sup +/-i junction. A layer of n-type doped material is then deposited onto the intrinsic amorphous silicon layer in a conventional manner to finish forming the p/sup +/-i-n/sup +/ junction.
Semiconductor P-I-N detector

Patent Sudharsanan, Rengarajan [53 Timber Line Dr., Nashua, NH 03062]; Karam, Nasser H [577 Lowell St., Lexington, MA 02173]

A semiconductor P-I-N detector including an intrinsic wafer, a P-doped layer, an N-doped layer, and a boundary layer for reducing the diffusion of dopants into the intrinsic wafer. The boundary layer is positioned between one of the doped regions and the intrinsic wafer. The intrinsic wafer can be composed of CdZnTe or CdTe, the P-doped layer can be composed of ZnTe doped with copper, and the N-doped layer can be composed of CdS doped with indium. The boundary layers is formed of an undoped semiconductor material. The boundary layer can be deposited onto the underlying intrinsic wafer. The doped regionsmore »« less
Full Text Available
Semiconductor systems utilizing materials that form rectifying junctions in both n and p-type doping regions, whether metallurgically or field induced, and methods of use

Patent

Disclosed are semiconductor systems, such as integrated circuits utilizing Schottky barrier and/or diffused junction technology, which semiconductor systems incorporate material(s) that form rectifying junctions in both metallurgically and/or field induced n and p-type doping regions, and methods of their use. Disclosed are Schottky barrier based inverting and non-inverting gate voltage channel induced semiconductor single devices with operating characteristics similar to multiple device CMOS systems and which can be operated as modulators, N and P-channel MOSFETS and CMOS formed therefrom, and (MOS) gate voltage controlled rectification direction and gate voltage controlled switching devices, and use of such material(s) to block parasiticmore »« less
Method of fabricating n-type and p-type microcrystalline semiconductor alloy material including band gap widening elements

Patent Guha, Subhendu [Troy, MI]; Ovshinsky, Stanford R [Bloomfield Hills, MI]

A method of fabricating doped microcrystalline semiconductor alloy material which includes a band gap widening element through a glow discharge deposition process by subjecting a precursor mixture which includes a diluent gas to an a.c. glow discharge in the absence of a magnetic field of sufficient strength to induce electron cyclotron resonance.
Full Text Available

Similar Records