METHOD FOR FORMING P-N JUNCTIONS ON SEMICONDUCTORS

Lothrop, R P

Title: METHOD FOR FORMING P-N JUNCTIONS ON SEMICONDUCTORS

Full Record
Other Related Research

Inventors:: Lothrop, R P

Issue Date:: 1965-07-13

OSTI Identifier:: 4597399

Patent Number(s):: 3194701

Assignee:: U.S. Atomic Energy Commission

Patent Classifications (CPCs):: H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC Y10S - TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS

Show more

H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
H01L21/22 - Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions
H01L21/00 - Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC Y10S - TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10S252/951 - for vapor transport

Show less

NSA Number:: NSA-19-033708

Resource Type:: Patent

Resource Relation:: Other Information: Orig. Receipt Date: 31-DEC-65

Country of Publication:: United States

Language:: English

Subject:: GENERAL AND MISCELLANEOUS; COATING; CONFIGURATION; CONTROL; DIFFUSION; DISTILLATION; FURNACES; GAS FLOW; GERMANIUM; INERT GASES; JOINTS; JUNCTIONS; LAYERS; PHOSPHORUS; PHOSPHORUS OXIDES; PLANNING; PREPARATION; SEMICONDUCTORS; SILICON; SURFACES; TEMPERATURE; THICKNESS; WATER

Citation Formats


                    Lothrop, R P. METHOD FOR FORMING P-N JUNCTIONS ON SEMICONDUCTORS.  United States: N. p., 1965. 
        Web.

Copy to clipboard


                    Lothrop, R P. METHOD FOR FORMING P-N JUNCTIONS ON SEMICONDUCTORS.  United States.

Copy to clipboard


                    Lothrop, R P. Tue .  
        "METHOD FOR FORMING P-N JUNCTIONS ON SEMICONDUCTORS".  United States.

Copy to clipboard


                    
@article{osti_4597399,

  title        = {METHOD FOR FORMING P-N JUNCTIONS ON SEMICONDUCTORS},

  author       = {Lothrop, R P},

  abstractNote = {},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1965},

  month        = {7}

}

Copy to clipboard

Patent:

Search for the full text at the U.S. Patent and Trademark Office

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Semiconductor systems utilizing materials that form rectifying junctions in both n and p-type doping regions, whether metallurgically or field induced, and methods of use

Patent

Disclosed are semiconductor systems, such as integrated circuits utilizing Schottky barrier and/or diffused junction technology, which semiconductor systems incorporate material(s) that form rectifying junctions in both metallurgically and/or field induced n and p-type doping regions, and methods of their use. Disclosed are Schottky barrier based inverting and non-inverting gate voltage channel induced semiconductor single devices with operating characteristics similar to multiple device CMOS systems and which can be operated as modulators, N and P-channel MOSFETS and CMOS formed therefrom, and (MOS) gate voltage controlled rectification direction and gate voltage controlled switching devices, and use of such material(s) to block parasiticmore » « less
Semiconductor systems utilizing materials that form rectifying junctions in both N and P-type doping regions, whether metallurgically or field induced, and methods of use

Patent Welch, James D [10328 Pinehurst Ave., Omaha, NE 68124]

Disclosed are semiconductor systems, such as integrated circuits utilizing Schotky barrier and/or diffused junction technology, which semiconductor systems incorporate material(s) that form rectifying junctions in both metallurgically and/or field induced N and P-type doping regions, and methods of their use. Disclosed are Schottky barrier based inverting and non-inverting gate voltage channel induced semiconductor single devices with operating characteristics similar to multiple device CMOS systems and which can be operated as modulators, N and P-channel MOSFETS and CMOS formed therefrom, and (MOS) gate voltage controlled rectification direction and gate voltage controlled switching devices, and use of such material(s) to block parasiticmore » « less
Full Text Available
Improved method of preparing p-i-n junctions in amorphous silicon semiconductors

Patent Madan, A

A method of preparing p/sup +/-i-n/sup +/ junctions for amorphous silicon semiconductors includes depositing amorphous silicon on a thin layer of trivalent material, such as aluminum, indium, or gallium at a temperature in the range of 200/sup 0/C to 250/sup 0/C. At this temperature, the layer of trivalent material diffuses into the amorphous silicon to form a graded p/sup +/-i junction. A layer of n-type doped material is then deposited onto the intrinsic amorphous silicon layer in a conventional manner to finish forming the p/sup +/-i-n/sup +/ junction.
Method utilizing laser-processing for the growth of epitaxial p-n junctions

Patent Young, R T; Narayan, J; Wood, R F

This invention is a new method for the formation of epitaxial p-n junctions in silicon. The method is relatively simple, rapid, and reliable. It produces doped epitaxial layers which are of well-controlled thickness and whose electrical properties are satisfactory. An illustrative form of the method comprises co-depositing a selected dopant and amorphous silicon on a crystalline silicon substrate to form a doped layer of amorphous silicon thereon. This layer then is irradiated with at least one laser pulse to generate a melt front which moves through the layer, into the silicon body to a depth effecting melting of virginal silicon,more » « less
Method of fabricating n-type and p-type microcrystalline semiconductor alloy material including band gap widening elements

Patent Guha, Subhendu [Troy, MI]; Ovshinsky, Stanford R [Bloomfield Hills, MI]

A method of fabricating doped microcrystalline semiconductor alloy material which includes a band gap widening element through a glow discharge deposition process by subjecting a precursor mixture which includes a diluent gas to an a.c. glow discharge in the absence of a magnetic field of sufficient strength to induce electron cyclotron resonance.
Full Text Available

Similar Records