Global to push GA events into
skip to main content

Title: Gated integrator with signal baseline subtraction

An ultrafast, high precision gated integrator includes an opamp having differential inputs. A signal to be integrated is applied to one of the differential inputs through a first input network, and a signal indicative of the DC offset component of the signal to be integrated is applied to the other of the differential inputs through a second input network. A pair of electronic switches in the first and second input networks define an integrating period when they are closed. The first and second input networks are substantially symmetrically constructed of matched components so that error components introduced by the electronic switches appear symmetrically in both input circuits and, hence, are nullified by the common mode rejection of the integrating opamp. The signal indicative of the DC offset component is provided by a sample and hold circuit actuated as the integrating period begins. The symmetrical configuration of the integrating circuit improves accuracy and speed by balancing out common mode errors, by permitting the use of high speed switching elements and high speed opamps and by permitting the use of a small integrating time constant. The sample and hold circuit substantially eliminates the error caused by the input signal baseline offset duringmore » a single integrating window. 5 figs.« less
Inventors:
Issue Date:
OSTI Identifier:
415763
Assignee:
Univ. of Chicago, IL (United States) PTO; SCA: 426000; PA: EDB-97:016115; SN: 97001714603
Patent Number(s):
US 5,585,756/A/
Application Number:
PAN: 8-394,958
Contract Number:
W-31109-ENG-38
Resource Relation:
Other Information: PBD: 17 Dec 1996
Research Org:
Univ. of Chicago, IL (United States)
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING NOT INCLUDED IN OTHER CATEGORIES; PULSE INTEGRATORS; DESIGN; AMPLIFIERS; SWITCHES; ACCURACY

Similar records in DOepatents and OSTI.GOV collections: