Method for shallow junction formation
Abstract
A doping sequence is disclosed that reduces the cost and complexity of forming source/drain regions in complementary metal oxide silicon (CMOS) integrated circuit technologies. The process combines the use of patterned excimer laser annealing, dopant-saturated spin-on glass, silicide contact structures and interference effects creates by thin dielectric layers to produce source and drain junctions that are ultrashallow in depth but exhibit low sheet and contact resistance. The process utilizes no photolithography and can be achieved without the use of expensive vacuum equipment. The process margins are wide, and yield loss due to contact of the ultrashallow dopants is eliminated. 8 figs.
- Inventors:
- Issue Date:
- Research Org.:
- Univ. of California (United States)
- OSTI Identifier:
- 392651
- Patent Number(s):
- 5569624
- Application Number:
- PAN: 8-464,021
- Assignee:
- Univ. of California, Oakland, CA (United States)
- DOE Contract Number:
- W-7405-ENG-48
- Resource Type:
- Patent
- Resource Relation:
- Other Information: PBD: 29 Oct 1996
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING NOT INCLUDED IN OTHER CATEGORIES; SEMICONDUCTOR JUNCTIONS; FABRICATION; INTEGRATED CIRCUITS; CRYSTAL DOPING; LASER RADIATION; DIELECTRIC MATERIALS
Citation Formats
Weiner, K H. Method for shallow junction formation. United States: N. p., 1996.
Web.
Weiner, K H. Method for shallow junction formation. United States.
Weiner, K H. Tue .
"Method for shallow junction formation". United States.
@article{osti_392651,
title = {Method for shallow junction formation},
author = {Weiner, K H},
abstractNote = {A doping sequence is disclosed that reduces the cost and complexity of forming source/drain regions in complementary metal oxide silicon (CMOS) integrated circuit technologies. The process combines the use of patterned excimer laser annealing, dopant-saturated spin-on glass, silicide contact structures and interference effects creates by thin dielectric layers to produce source and drain junctions that are ultrashallow in depth but exhibit low sheet and contact resistance. The process utilizes no photolithography and can be achieved without the use of expensive vacuum equipment. The process margins are wide, and yield loss due to contact of the ultrashallow dopants is eliminated. 8 figs.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1996},
month = {10}
}
Search for the full text at the U.S. Patent and Trademark Office
Note: You will be redirected to the USPTO site, which may require a pop-up blocker to be deactivated to view the patent. If so, you will need to manually turn off your browser's pop-up blocker, typically found within the browser settings. (See DOE Patents FAQs for more information.)
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.