Data migration schedule prediction using machine learning
Abstract
Various embodiments provide for one or more processor instructions and memory instructions that enable a memory sub-system to predict a schedule for migrating data between memory devices, which can be part of a memory sub-system.
- Inventors:
- Issue Date:
- Research Org.:
- Micron Technology, Inc., Boise, ID (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 2293919
- Patent Number(s):
- 11829627
- Application Number:
- 17/403,366
- Assignee:
- Micron Technology, Inc. (Boise, ID)
- DOE Contract Number:
- 4000165069
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 08/16/2021
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Roberts, David Andrew, and Zaidy, Aliasger Tayeb. Data migration schedule prediction using machine learning. United States: N. p., 2023.
Web.
Roberts, David Andrew, & Zaidy, Aliasger Tayeb. Data migration schedule prediction using machine learning. United States.
Roberts, David Andrew, and Zaidy, Aliasger Tayeb. Tue .
"Data migration schedule prediction using machine learning". United States. https://www.osti.gov/servlets/purl/2293919.
@article{osti_2293919,
title = {Data migration schedule prediction using machine learning},
author = {Roberts, David Andrew and Zaidy, Aliasger Tayeb},
abstractNote = {Various embodiments provide for one or more processor instructions and memory instructions that enable a memory sub-system to predict a schedule for migrating data between memory devices, which can be part of a memory sub-system.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2023},
month = {11}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Techniques for determining workload skew
patent, July 2019
- Parush-Tzur, Anat; Goldschmidt, Nir; Van Handel, Otniel
- US Patent Document 10,339,455
Unified tier and cache structure
patent, December 2019
- Niu, Junpeng; Xu, Jun; O'Neill, Robin
- US Patent Document 10,496,315
Efficiently prefetching complex address patterns
conference, December 2015
- Shevgoor, Manjunath; Koladiya, Sahil; Balasubramonian, Rajeev
- Proceedings of the 48th International Symposium on Microarchitecture
Intelligent file system with transparent storage tiering
patent, May 2017
- Krishnan, Karthikeyan; Parthasarathy, Akshai; Sait, Abdul Sathar
- US Patent Document 9,652,471
Kleio
conference, June 2019
- Doudali, Thaleia Dimitra; Blagodurov, Sergey; Vishnu, Abhinav
- Proceedings of the 28th International Symposium on High-Performance Parallel and Distributed Computing
Memory module with embedded access metadata
patent, April 2018
- Roberts, David A.; Blagodurov, Sergey
- US Patent Document 9,934,148
Performance-aware and reliability-aware data placement for n-level heterogeneous memory systems
patent, July 2019
- Gupta, Manish; Roberts, David A.; Meswani, Mitesh R.
- US Patent Document 10,365,996
Programming frequently read data to low latency portions of a solid-state storage array
patent, December 2021
- Zhao, Yijie; Kirkpatrick, Peter E.; Bernat, Andrew R.
- US Patent Document 11,194,473
Memory page access detection
patent, August 2017
- Loh, Gabriel H.; Roberts, David A.; Meswani, Mitesh R.
- US Patent Document 9,727,241
Predictive prefetch of a memory page
patent, November 2020
- Avron, Itai; Habusha, Adi; Tzipori, Maxim
- US Patent Document 10,838,869
Systems and methods for automatic storage tiering
patent, October 2021
- Pendharkar, Niranjan; Banerjee, Anindya; Ramachandrappa, Naveen
- US Patent Document 11,137,926