Filtering micro-operations for a micro-operation cache in a processor

Scrbak, Marko; Islam, Mahzabeen; Kalamatianos, John; Kotra, Jagadish B.

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Filtering micro-operations for a micro-operation cache in a processor

Abstract

A processor includes a micro-operation cache having a plurality of micro-operation cache entries for storing micro-operations decoded from instruction groups and a micro-operation filter having a plurality of micro-operation filter table entries for storing identifiers of instruction groups for which the micro-operations are predicted dead on fill if stored in the micro-operation cache. The micro-operation filter receives an identifier for an instruction group. The micro-operation filter then prevents a copy of the micro-operations from the first instruction group from being stored in the micro-operation cache when a micro-operation filter table entry includes an identifier that matches the first identifier.

Inventors:: Scrbak, Marko; Islam, Mahzabeen; Kalamatianos, John; Kotra, Jagadish B.

Issue Date:: 2023-08-15

Research Org.:: Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 2222120

Patent Number(s):: 11726783

Application Number:: 16/856,832

Assignee:: Advanced Micro Devices, Inc. (Santa Clara, CA)

DOE Contract Number:: AC52-07NA27344; B620717

Resource Type:: Patent

Resource Relation:: Patent File Date: 04/23/2020

Country of Publication:: United States

Language:: English

Citation Formats


                    Scrbak, Marko, Islam, Mahzabeen, Kalamatianos, John, and Kotra, Jagadish B. Filtering micro-operations for a micro-operation cache in a processor.  United States: N. p., 2023. 
        Web.

Copy to clipboard


                    Scrbak, Marko, Islam, Mahzabeen, Kalamatianos, John, & Kotra, Jagadish B. Filtering micro-operations for a micro-operation cache in a processor.  United States.

Copy to clipboard


                    Scrbak, Marko, Islam, Mahzabeen, Kalamatianos, John, and Kotra, Jagadish B. Tue .  
        "Filtering micro-operations for a micro-operation cache in a processor".  United States.  https://www.osti.gov/servlets/purl/2222120.

Copy to clipboard


                    
@article{osti_2222120,

  title        = {Filtering micro-operations for a micro-operation cache in a processor},

  author       = {Scrbak, Marko and Islam, Mahzabeen and Kalamatianos, John and Kotra, Jagadish B.},

  abstractNote = {A processor includes a micro-operation cache having a plurality of micro-operation cache entries for storing micro-operations decoded from instruction groups and a micro-operation filter having a plurality of micro-operation filter table entries for storing identifiers of instruction groups for which the micro-operations are predicted dead on fill if stored in the micro-operation cache. The micro-operation filter receives an identifier for an instruction group. The micro-operation filter then prevents a copy of the micro-operations from the first instruction group from being stored in the micro-operation cache when a micro-operation filter table entry includes an identifier that matches the first identifier.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2023},

  month        = {8}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Multiperspective reuse prediction
conference, October 2017

Jiménez, Daniel A.; Teran, Elvira
Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture
https://doi.org/10.1145/3123939.3123942

Decoding a Complex Program Instruction Corresponding to Multiple Micro-Operations
patent-application, April 2015

Holm, Rune
US Patent Application 14/466183; 20150100763
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150100763

Sampling Dead Block Prediction for Last-Level Caches
conference, December 2010

Khan, Samira Manabi; Tian, Yingying; Jimenez, Daniel A.
2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
https://doi.org/10.1109/MICRO.2010.24

Method and apparatus selectively to advance a write pointer for a queue based on the indicated validity or invalidity of an instruction stored within the queue
patent, December 2006

Hammarlund, Per; Krick, Robert F.
US Patent Document 7,149,883
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7149883

Trace Cache Filtering
patent-application, July 2002

Mendelson, Abraham; Rosner, Roni; Ronen, Ronny
US Patent Application 09/764810; 20020095553
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020095553

System and method of implementing microcode operations as subroutines
patent, April 2010

Alsup, Mitchell; Smaus, Gregory W.
US Patent Document 7,694,110
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7694110

Selective Bypassing of Allocation in a Cache
patent-application, October 2017

Priyadarshi, S. h. ivam; Dwiel, Brandon Harley Athony; Al Sheikh, Rami Mohammad A.
US Patent Application 15/273270; 20170293565
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170293565

Performance Optimization Based on Data Accesses During Critical Sections
patent-application, October 2011

Tzoref, Rachel; Klausner, Moshe; Kupershtok, Roni
US Patent Application 12/755440; 20110252408
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110252408

Micro-operation cache
conference, January 2001

Solomon, Baruch; Mendelson, Avi; Orenstein, Doron
Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED '01
https://doi.org/10.1145/383082.383085

Filtering basic instruction segments in a processor front-end for power conservation
patent, June 2006

Solomon, Baruch; Ronen, Ronny
US Patent Document 7,062,607
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7062607

Dead-block prediction & dead-block correlating prefetchers
conference, January 2001

Lai, An-Chow; Fide, Cem; Falsafi, Babak
Proceedings of the 28th annual international symposium on Computer architecture - ISCA '01
https://doi.org/10.1145/379240.379259

Power Reduction for Processor Front-End by Caching Decoded Instructions
patent-application, January 2003

Solomon, Baruch; Ronen, Ronny; Orenstien, Doron
US Patent Application 09/892566; 20030009620
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030009620

Similar Records in DOE Patents and OSTI.GOV collections:

Implementing a micro-operation cache with compaction

Patent Kotra, Jagadish B.; Kalamatianos, John

Systems, apparatuses, and methods for compacting multiple groups of micro-operations into individual cache lines of a micro-operation cache are disclosed. A processor includes at least a decode unit and a micro-operation cache. When a new group of micro-operations is decoded and ready to be written to the micro-operation cache, the micro-operation cache determines which set is targeted by the new group of micro-operations. If there is a way in this set that can store the new group without evicting any existing group already stored in the way, then the new group is stored into the way with the existing group(s)more » « less
Full Text Available
Compressing micro-operations in scheduler entries in a processor

Patent Boyer, Michael W.; Kalamatianos, John; Majumder, Pritam

An electronic device includes a processor having a micro-operation queue, multiple scheduler entries, and scheduler compression logic. When a pair of micro-operations in the micro-operation queue is compressible in accordance with one or more compressibility rules, the scheduler compression logic acquires the pair of micro-operations from the micro-operation queue and stores information from both micro-operations of the pair of micro-operations into different portions in a single scheduler entry. In this way, the scheduler compression logic compresses the pair of micro-operations into the single scheduler entry.
Full Text Available
Light-weight cache coherence for data processors with limited data sharing

Patent Jayasena, Nuwan; Boyer, Michael

A data processing system includes a plurality of processors, local memories associated with a corresponding processor, and at least one inter-processor link. In response to a first processor performing a load or store operation on an address of a corresponding local memory that is not currently in the local cache, a local cache allocates a first cache line and encodes a local state with the first cache line. In response to a load operation from an address of a remote memory that is not currently in the local cache, the local cache allocates a second cache line and encodes amore » « less
Full Text Available
Promoting prefetched data from a cache memory to registers in a processor

Patent Kotra, Jagadish; Kalamatianos, John

An electronic device includes a processor having a cache memory, a plurality of physical registers, and a promotion logic functional block. The promotion logic functional block promotes prefetched data from a portion of a cache block in the cache memory into a given physical register, the promoting including storing the prefetched data in the given physical register. Upon encountering a load micro-operation that loads data from the portion of the cache block into a destination physical register, the promotion logic functional block sets the processor so that the prefetched data stored in the given physical register is provided to micro-operationsmore » « less
Full Text Available
Locality-aware and sharing-aware cache coherence for collections of processors

Patent Farmahini Farahani, Amin; Jayasena, Nuwan

A cache coherence technique for operating a multi-processor system including shared memory includes allocating a cache line of a cache memory of a processor to a memory address in the shared memory in response to execution of an instruction of a program executing on the processor. The technique includes encoding a shared information state of the cache line to indicate whether the memory address is a shared memory address shared by the processor and a second processor, or a private memory address private to the processor, in response to whether the instruction is included in a critical section of themore » « less
Full Text Available

Similar Records

Title: Filtering micro-operations for a micro-operation cache in a processor

Abstract

Citation Formats

Multiperspective reuse prediction conference, October 2017

Decoding a Complex Program Instruction Corresponding to Multiple Micro-Operations patent-application, April 2015

Sampling Dead Block Prediction for Last-Level Caches conference, December 2010

Method and apparatus selectively to advance a write pointer for a queue based on the indicated validity or invalidity of an instruction stored within the queue patent, December 2006

Trace Cache Filtering patent-application, July 2002

System and method of implementing microcode operations as subroutines patent, April 2010

Selective Bypassing of Allocation in a Cache patent-application, October 2017

Performance Optimization Based on Data Accesses During Critical Sections patent-application, October 2011

Micro-operation cache conference, January 2001

Filtering basic instruction segments in a processor front-end for power conservation patent, June 2006

Dead-block prediction & dead-block correlating prefetchers conference, January 2001

Power Reduction for Processor Front-End by Caching Decoded Instructions patent-application, January 2003

Multiperspective reuse prediction
conference, October 2017

Decoding a Complex Program Instruction Corresponding to Multiple Micro-Operations
patent-application, April 2015

Sampling Dead Block Prediction for Last-Level Caches
conference, December 2010

Method and apparatus selectively to advance a write pointer for a queue based on the indicated validity or invalidity of an instruction stored within the queue
patent, December 2006

Trace Cache Filtering
patent-application, July 2002

System and method of implementing microcode operations as subroutines
patent, April 2010

Selective Bypassing of Allocation in a Cache
patent-application, October 2017

Performance Optimization Based on Data Accesses During Critical Sections
patent-application, October 2011

Micro-operation cache
conference, January 2001

Filtering basic instruction segments in a processor front-end for power conservation
patent, June 2006

Dead-block prediction & dead-block correlating prefetchers
conference, January 2001

Power Reduction for Processor Front-End by Caching Decoded Instructions
patent-application, January 2003