Device and method for data compression using a metadata cache
Abstract
A processing device is provided which includes memory comprising data cache memory configured to store compressed data and metadata cache memory configured to store metadata, each portion of metadata comprising an encoding used to compress a portion of data. The processing device also includes at least one processor configured to compress portions of data and select, based on one or more utility level metrics, portions of metadata to be stored in the metadata cache memory. The at least one processor is also configured to store, in the metadata cache memory, the portions of metadata selected to be stored in the metadata cache memory, store, in the data cache memory, each portion of compressed data having a selected portion of corresponding metadata stored in the metadata cache memory. Each portion of compressed data, having the selected portion of corresponding metadata stored in the metadata cache memory, is decompressed.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1987223
- Patent Number(s):
- 11604738
- Application Number:
- 16/146,543
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 09/28/2018
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Das, Shomit N., Tomei, Matthew, and Wood, David A. Device and method for data compression using a metadata cache. United States: N. p., 2023.
Web.
Das, Shomit N., Tomei, Matthew, & Wood, David A. Device and method for data compression using a metadata cache. United States.
Das, Shomit N., Tomei, Matthew, and Wood, David A. Tue .
"Device and method for data compression using a metadata cache". United States. https://www.osti.gov/servlets/purl/1987223.
@article{osti_1987223,
title = {Device and method for data compression using a metadata cache},
author = {Das, Shomit N. and Tomei, Matthew and Wood, David A.},
abstractNote = {A processing device is provided which includes memory comprising data cache memory configured to store compressed data and metadata cache memory configured to store metadata, each portion of metadata comprising an encoding used to compress a portion of data. The processing device also includes at least one processor configured to compress portions of data and select, based on one or more utility level metrics, portions of metadata to be stored in the metadata cache memory. The at least one processor is also configured to store, in the metadata cache memory, the portions of metadata selected to be stored in the metadata cache memory, store, in the data cache memory, each portion of compressed data having a selected portion of corresponding metadata stored in the metadata cache memory. Each portion of compressed data, having the selected portion of corresponding metadata stored in the metadata cache memory, is decompressed.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2023},
month = {3}
}
Works referenced in this record:
Methods, Devices and Systems for Hybrid Data Compression and Decompression
patent-application, May 2018
- Arelakis, Angelos; Stenstrom, Per
- US Patent Application 15/575007; 20180138921
Lossless and lossy memory I/O link compression for improving performance of GPGPU workloads
conference, September 2012
- Sathish, Vijay; Schulte, Michael J.; Kim, Nam Sung
- Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Sc2
journal, June 2014
- Arelakis, Angelos; Stenstrom, Per
- ACM SIGARCH Computer Architecture News, Vol. 42, Issue 3
An Introduction to Arithmetic Coding
journal, March 1984
- Langdon, G. G.
- IBM Journal of Research and Development, Vol. 28, Issue 2
G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs
conference, February 2017
- Liu, Zhenhong; Gilani, Syed; Annavaram, Murali
- 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)