Last-level collective hardware prefetching
Abstract
A last-level collective hardware prefetcher (LLCHP) is described. The LLCHP is to detect a first off-chip memory access request by a first processor core of a plurality of processor cores. The LLCHP is further to determine, based on the first off-chip memory access request, that first data associated with the first off-chip memory access request is associated with second data of a second processor core of the plurality of processor cores. The LLCHP is further to prefetch the first data and the second data based on the determination.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1987205
- Patent Number(s):
- 11599470
- Application Number:
- 17/295,797
- Assignee:
- The Regents of the University of California (Oakland, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- AC02-05CH11231
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 11/06/2019
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Michelogiannakis, Georgios, and Shalf, John. Last-level collective hardware prefetching. United States: N. p., 2023.
Web.
Michelogiannakis, Georgios, & Shalf, John. Last-level collective hardware prefetching. United States.
Michelogiannakis, Georgios, and Shalf, John. Tue .
"Last-level collective hardware prefetching". United States. https://www.osti.gov/servlets/purl/1987205.
@article{osti_1987205,
title = {Last-level collective hardware prefetching},
author = {Michelogiannakis, Georgios and Shalf, John},
abstractNote = {A last-level collective hardware prefetcher (LLCHP) is described. The LLCHP is to detect a first off-chip memory access request by a first processor core of a plurality of processor cores. The LLCHP is further to determine, based on the first off-chip memory access request, that first data associated with the first off-chip memory access request is associated with second data of a second processor core of the plurality of processor cores. The LLCHP is further to prefetch the first data and the second data based on the determination.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2023},
month = {3}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Rethinking DRAM design and organization for energy-constrained multi-cores
conference, June 2010
- Udipi, Aniruddha N.; Muralimanohar, Naveen; Chatterjee, Niladrish
- Proceedings of the 37th annual international symposium on Computer architecture
Catch Prefetching from Non-Uniform Memories
patent-application, December 2012
- Loh, Gabriel H.
- US Patent Application 13/158911; 20120317364
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
conference, February 2010
- Flores, Antonio; Aragón, Juan L.; Acacio, Manuel E.
- 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing
Data Processing in a Multiple Processor System
patent-application, June 2015
- Dittrich, Jens; Jacobi, Christian; Pflanz, Matthias
- US Patent Application 14/543319; 20150154116
Programmable Memory Prefetcher
patent-application, June 2018
- Venkatesh, Ganesh; Wilkerson, Christopher B.; Pugsley, Seth H.
- US Patent Application 15/376242; 20180165204
Enhancing timeliness of cache prefetching
patent, October 2012
- Ekanadham, Kattamuri; Navarro, Jennifer A.; Park, Il
- US Patent Document 8,285,941
Stride directed prefetching in scalar processors
journal, December 1992
- Fu, John W. C.; Patel, Janak H.; Janssens, Bob L.
- ACM SIGMICRO Newsletter, Vol. 23, Issue 1-2
Last Level Collective Hardware Prefetching For Data-Parallel Applications
conference, December 2017
- Michelogiannakis, George; Shalf, John
- 2017 IEEE 24th International Conference on High Performance Computing (HiPC)
Future scaling of processor-memory interfaces
conference, November 2009
- Ahn, Jung Ho; Jouppi, Norman P.; Kozyrakis, Christos
- Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
A Taxonomy of Data Prefetching Mechanisms
conference, May 2008
- Byna, Surendra; Chen, Yong; Sun, Xian-He
- 2008 International Symposium on Parallel Architectures, Algorithms, and Networks (i-span 2008)
Memory access scheduling
conference, January 2000
- Rixner, Scott; Dally, William J.; Kapasi, Ujval J.
- Proceedings of the 27th annual international symposium on Computer architecture - ISCA '00
Adaptive prefetching for shared cache based chip multiprocessors
conference, April 2009
- Kandemir, M.; Ozturk, O.
- 2009 Design, Automation & Test in Europe Conference & Exhibition
Shared Prefetching to Reduce Execution Skew in Multi-Threaded Systems
patent-application, November 2011
- Eichenberger, Alexandre E.; Gunnels, John A.
- US Patent Application 12/773454; 20110276786
Shared last-level TLBs for chip multiprocessors
conference, February 2011
- Bhattacharjee, Abhishek; Lustig, Daniel; Martonosi, Margaret
- 2011 IEEE 17th International Symposium on High Performance Computer Architecture
When Prefetching Works, When It Doesn’t, and Why
journal, March 2012
- Lee, Jaekyu; Kim, Hyesoon; Vuduc, Richard
- ACM Transactions on Architecture and Code Optimization, Vol. 9, Issue 1
Data Cache Prefetching Using a Global History Buffer
journal, January 2005
- Nesbit, K. J.; Smith, J. E.
- IEEE Micro, Vol. 25, Issue 1