Method and apparatus for providing thermal wear leveling

Roberts, David A.; Sadowski, Greg; Raasch, Steven

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

More Options ...

Title: Method and apparatus for providing thermal wear leveling

Abstract

Exemplary embodiments provide thermal wear spreading among a plurality of thermal die regions in an integrated circuit or among dies by using die region wear-out data that represents a cumulative amount of time each of a number of thermal die regions in one or more dies has spent at a particular temperature level. In one example, die region wear-out data is stored in persistent memory and is accrued over a life of each respective thermal region so that a long term monitoring of temperature levels in the various die regions is used to spread thermal wear among the thermal die regions. In one example, spreading thermal wear is done by controlling task execution such as thread execution among one or more processing cores, dies and/or data access operations for a memory.

Inventors:: Roberts, David A.; Sadowski, Greg; Raasch, Steven

Issue Date:: 2023-01-10

Research Org.:: Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1987021

Patent Number(s):: 11551990

Application Number:: 15/674,607

Assignee:: Advanced Micro Devices, Inc. (Santa Clara, CA)

DOE Contract Number:: AC52-07NA27344; B620717

Resource Type:: Patent

Resource Relation:: Patent File Date: 08/11/2017

Country of Publication:: United States

Language:: English

Citation Formats


                    Roberts, David A., Sadowski, Greg, and Raasch, Steven. Method and apparatus for providing thermal wear leveling.  United States: N. p., 2023. 
        Web.

Copy to clipboard


                    Roberts, David A., Sadowski, Greg, & Raasch, Steven. Method and apparatus for providing thermal wear leveling.  United States.

Copy to clipboard


                    Roberts, David A., Sadowski, Greg, and Raasch, Steven. Tue .  
        "Method and apparatus for providing thermal wear leveling".  United States.  https://www.osti.gov/servlets/purl/1987021.

Copy to clipboard


                    
@article{osti_1987021,

  title        = {Method and apparatus for providing thermal wear leveling},

  author       = {Roberts, David A. and Sadowski, Greg and Raasch, Steven},

  abstractNote = {Exemplary embodiments provide thermal wear spreading among a plurality of thermal die regions in an integrated circuit or among dies by using die region wear-out data that represents a cumulative amount of time each of a number of thermal die regions in one or more dies has spent at a particular temperature level. In one example, die region wear-out data is stored in persistent memory and is accrued over a life of each respective thermal region so that a long term monitoring of temperature levels in the various die regions is used to spread thermal wear among the thermal die regions. In one example, spreading thermal wear is done by controlling task execution such as thread execution among one or more processing cores, dies and/or data access operations for a memory.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2023},

  month        = {1}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Processor System with Temperature Sensor and Control Method of the Same
patent-application, May 2006

Uemura, Goh; Nagai, Kenichi
US Patent Application 11/062670; 20060095911
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060095911

Managing Thermal Condition of a Memory
patent-application, July 2010

Flemming, Diana Garza; Gholami, Ghadir Robert; Herescu, Octavian Florin
US Patent Application 12/353343; 20100180089
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100180089

Wear Leveling for Storage or Memory Device
patent-application, September 2017

Niu, Dimin; Chang, Mu-Tien; Zheng, Hongzhong
US Patent Application 15/169590; 20170256305
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170256305

Techniques for data migration based on per-data metrics and memory degradation
patent, May 2020

Kuzmin, Andrey V.; Chen, Alan; Lercari, Robert
US Patent Document 10,642,505
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/10642505

Reliable Wear-Leveling for Non-Volatile Memory and Method Therefor
patent-application, May 2016

Roberts, David A.
US Patent Application 14/554972; 20160147467
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160147467

Method and apparatus for heating up integrated circuits
patent, September 2015

Mimran, Arik; Harel, Ziv
US Patent Document 9,148,910
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9148910

Method and Apparatus for Providing Wear Leveling
patent-application, February 2019

Raasch, Steven; Sadowski, Greg; Roberts, David A.
US Patent Application 15/857887; 20190051363
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190051363

Method and system for thermal load management in a portable computing device
patent, January 2015

Anderson, Jon James; Sur, Sumit; Niemann, Jeffrey A.
US Patent Document 8,942,857
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8942857

Systems and Methods for CPU Repair
patent-application, October 2006

Barlow, Jeff; Brauch, Jeff; Calkin, Howard
US Patent Application 11/357396; 20060236035
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060236035

Method and System for Managing Thermal Asymmetries in a Multi-Core Processor
patent-application, April 2009

Johnson, Darrin P.; Saxe, Eric C.; Smaalders, Bart
US Patent Application 11/863010; 20090089792
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090089792

End of life prediction of flash memory
patent, April 2008

Astigarraga, Tara; Atherton, William E.; Browne, Michael E.
US Patent Document 7,356,442
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7356442

Initiating memory wear leveling
patent, March 2014

Cornwell, Michael J.; Dudte, Christopher P.; Wakrat, Nir Jacob
US Patent Document 8,677,057
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8677057

Temperature-based thread scheduling
patent-application, May 2006

Bodas, Devadatta; Nakajima, Jun
US Patent Application 11/096976; 20060095913
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060095913

Circuits and Methods Providing Thread Assignment for a Multi-Core Processor
patent-application, August 2018

Kumar, Akash; , Ankita
US Patent Application 15/435630; 20180239641
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20180239641

Multiple Core Data Processor with Usage Monitoring
patent-application, October 2011

Moyer, William C.; Ramaraju, Ravindraraj; Bearden, Davied R.
US Patent Application 12/765543; 20110265090
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110265090

Memory Controller, Memory System, and Operating Method
patent-application, October 2012

Cho, Hyun Duk; Son, Yun-A; Son, Chang Il
US Patent Application 13/454301; 20120272114
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120272114

Controlling Temperature of a System Memory
patent-application, February 2016

Rangarajan, Thanunathan; Risbud, Vinayak P.; Yasmin, Tabassum
US Patent Application 14/460533; 20160048347
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160048347

Enhanced Thermal Management for Improved Module Reliability
patent-application, February 2010

Casey, Jon A.; Floyd, Michael S.; Ghiasi, Soraya
US Patent Application 12/194620; 20100049995
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100049995

Lifetime extension of memory for data storage system
patent, June 2017

Hefner, George B.; Steffen, David N.
US Patent Document 9,690,696
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9690696

Wear leveling techniques for flash EEPROM systems
patent, April 2008

Lofgren, Karl M. J.; Norman, Robert; Thelin, Gregory B.
US Patent Document 7,353,325
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7353325

In-Situ Computing System Failure Avoidance
patent-application, January 2015

Bickford, Jeanne P. S.; Habib, Nazmul; Li, Baozhen
US Patent Application 13/948811; 20150033081
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150033081

Runtime Optimization of Multi-Core System Designs for Increased Operating Life and Maximized Performance
patent-application, June 2015

Anderson, Jon James; Steward, Richard Alan
US Patent Application 14/166984; 20150169382
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150169382

Multi-Core Dynamic Workload Management
patent-application, June 2015

Saha, Juhi; Park, Hee Jun; Tu, Alex Kuang-Hsuan
US Patent Application 14/137914; 20150178138
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150178138

Enhancing reliability of a many-core processor
patent, December 2011

Vera, Xavier; Unsal, Osman; Ergin, Oguz
US Patent Document 8,074,110
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8074110

Systems and Methods for Thread Assignment and Core Turn-Off for Integrated Circuit Energy Efficiency and High-Performance
patent-application, December 2009

Bose, Pradip; Buyuktosunoglu, Alper; Kursun, Eren
US Patent Application 12/164775; 20090328055
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090328055

Methods and Apparatus for Achieving Thermal Management Using Processing Task Scheduling
patent-application, August 2014

Inoue, Keisuke
US Patent Application 14/268433; 20140245314
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140245314

Integrated Circuit with Pre-Heating for Reduced Subthreshold Leakage
patent-application, February 2013

Penzes, Paul; Fullerton, Mark
US Patent Application 13/247694; 20130043927
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20130043927

Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints
journal, June 2011

Kang, Kyungsu; Kim, Jungsoo; Yoo, Sungjoo
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, Issue 6
https://doi.org/10.1109/TCAD.2010.2101371

Method and System for Extending the Lifetime of Multi-Core Integrated Circuit Devices
patent-application, April 2016

Meijer, Rinza Ida Mechtildis Peter; Al-Kadi, Ghiath
US Patent Application 14/521788; 20160116924
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160116924

Method, Medium, and System
patent-application, June 2016

Honma, Tsuyoshi; Sengoku, Tamotsu; Nagao, Tokutomi
US Patent Application 14/974365; 20160187018
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160187018

Utilization of overvoltage and overcurrent compensation to extend the usable operating range of electronic devices
patent, February 2013

O'Neil, Gary E.; Stopford, Michael E.; Tate, James B.
US Patent Document 8,378,271
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8378271

Portable computer with selectively operable cooling unit
patent, March 1999

Cathey, David A.
US Patent Document 5,881,298
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5881298

Low Overhead Dynamic Thermal Management in Many-Core Cluster Architecture
patent-application, August 2011

Bose, Pradip; Emma, Philip G.; Kursun, Eren
US Patent Application 12/698545; 20110191776
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110191776

Method and Apparatus for Thermal Sensitivity Based Dynamic Power Control
patent-application, July 2002

Cai, Zhong-Ning George
US Patent Application 09/749792; 20020087904
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020087904

Methods and Apparatus for Powering Up an Integrated Circuit
patent-application, November 2014

Nussbaum, Sebastien
US Patent Application 14/281957; 20140344592
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140344592

Methods and apparatus for achieving thermal management using processing task scheduling
patent, July 2012

Inoue, Keisuke
US Patent Document 8,224,639
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8224639

Method and apparatus for faulty memory utilization
patent, April 2016

Cher, Chen-Yong; Andrade Costa, Carlos H.; Park, Yoonho
US Patent Document 9,317,350
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9317350

Systems and Methods for Distributing an Aging Burden among Processor Cores
patent-application, February 2013

Penzes, Paul; Fullerton, Mark; Jung, Hwisung
US Patent Application 13/341748; 20130047166
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20130047166

Load circuit supply voltage control
patent, February 2011

Burton, Edward A.
US Patent Document 7,886,167
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7886167

Low overhead dynamic thermal management in many-core cluster architecture
patent, November 2013

Bose, Pradip; Emma, Philip G.; Kursun, Eren
US Patent Document 8,595,731
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8595731

Systems and methods for memory system management based on thermal information of a memory system
patent, May 2016

Walker, Robert M.; Roberts, David A.
US Patent Document 9,342,443
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9342443

Managing Asset Placement Using a Set of Wear Leveling Data
patent-application, July 2017

Jain, Chethan; Ward, Maria R.
US Patent Application 14/994910; 20170199769
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170199769

Preheating device for electronic circuits
patent, April 1999

Farwell, William D.; Tansavatdi, Manny
US Patent Document 5,896,259
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5896259

Wear-Out Equalization Techniques for Multiple Functional Units
patent-application, June 2014

Rusu, Stefan; Wang, Zhiguo; Sistla, Krishnakanth V.
US Patent Application 13/723304; 20140181596
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140181596

Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors
journal, April 2017

Kumar, Sumeet S.; Zjajo, Amir; van Leuken, Rene
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, Issue 4
https://doi.org/10.1109/TVLSI.2016.2642587

Wear-Out Monitor Device
patent-application, October 2017

Coyne, Edward John; O'Donnell, Alan J.; Bradley, Shaun
US Patent Application 15/490584; 20170299650
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170299650

Method and Apparatus for Thermally Managed Resource Allocation
patent-application, July 2004

Rotem, Efraim
US Patent Application 10/331611; 20040128663
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040128663

Power Management Scheme Employing a Dynamically Adjustable Operating Parameter Range
patent-application, March 2008

Khodorkovsky, Oleksandr; Giemborek, Vladimir
US Patent Application 11/469049; 20080058999
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080058999

Memory Margin Management
patent-application, November 2014

Cordero, Edgar R.; Dell, Timothy J.; Lingambudi, Anil B.
US Patent Application 13/886971; 20140328132
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140328132

Semiconductor Device Including DLL and Semiconductor System
patent-application, June 2018

Seo, Young-Suk; Im, Da-In
US Patent Application 15/624977; 20180159543
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20180159543

Wear leveling
patent, September 2019

Fackenthal, Richard E.; Mills, Duane R.
US Patent Document 10,416,903
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/10416903

Resource Management on a Computer System Utilizing Hardware and Environmental Factors
patent-application, November 2009

Allen, Paul V.; Budnik, Thomas A.; Megerian, Mark G.
US Patent Application 12/121096; 20090288094
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090288094

High Accuracy, Compact On-Chip Temperature Sensor
patent-application, March 2016

Hwang, Changku; Pham, Ha; Jian, Daisy
US Patent Application 14/524392; 20160061667
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160061667

Distribution of Processing Activity Across Processing Hardware Based on Power Consumption Considerations
patent-application, June 2003

Orenstien, Doron; Ronen, Ronny
US Patent Application 10/020568; 20030110012
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030110012

Information Processing Apparatus and Information Processing Method
patent-application, August 2009

Yamaoka, Nobuyoshi
US Patent Application 12/370034; 20090210741
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090210741

Integrated circuit temperature monitoring and protection system
patent, September 1998

Chemla, Guy M.
US Patent Document 5,805,403
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5805403

Semiconductor Integrated Circuit
patent-application, October 2010

Ishii, Chihiro
US Patent Application 12/685068; 20100253416
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100253416

Temperature-Aware Task Scheduling and Proactive Power Management
patent-application, December 2017

Majumdar, Abhinandan; Kocoloski, Brian J.; Piga, Leonardo
US Patent Application 15/192784; 20170371719
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170371719

Visualization of Usage Impacts on Solid State Drive Life Acceleration
patent-application, May 2017

Hoang, Pho; Pham, Phu; Pham, Hoang
US Patent Application 15/050448; 20170131948
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170131948

Method for Determining Operation Conditions for a Selected Lifetime of a Semiconductor Device
patent-application, September 2016

Sundell, Enar
US Patent Application 15/024558; 20160266819
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160266819

An analytical model for predicting the residual life of an IC and design of residual-life meter
conference, April 2017

Islam, Md Nazmul; Kundu, Sandip
2017 IEEE 35th VLSI Test Symposium (VTS)
https://doi.org/10.1109/VTS.2017.7928938

Nonvolatile Memory Device, Memory System, and Program Method Thereof
patent-application, October 2013

Kwak, Dong Hun
US Patent Application 13/685772; 20130262751
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20130262751

Semiconductor Integrated Circuit and an Operating Method Thereof, a Timing Verifying Method for a Semiconductor Integrated Circuit and a Test Method of a Semiconductor Integrated Circuit
patent-application, May 2014

Park, Hyoun Soo
US Patent Application 14/027618; 20140132334
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140132334

Method of Virtualization and OS-Level Thermal Management and Multithreaded Processor with Virtualization and OS-Level Thermal Management
patent-application, March 2009

Bose, Pradip; Cher, Chen-Yong; Franke, Hubertus
US Patent Application 11/845243; 20090064164
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090064164

Systems and Methods for Memory System Management Based on Thermal Information of a Memory System
patent-application, September 2014

Walker, Robert; Roberts, David A.
US Patent Application 14/055672; 20140281311
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140281311

Method and System for the Assessment of Computer System Reliability Using Quantitative Cumulative Stress Metrics
patent-application, May 2013

Lopez, Leoncio D.; Bougaev, Anton A.; Gross, Kenny C.
US Patent Application 13/307327; 20130138419
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20130138419

Data and Collection Methods to Analyze Life Acceleration of SSD with Real Usages
patent-application, May 2017

Hoang, Pho; Pham, Phu
US Patent Application 15/011457; 20170131947
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170131947

Wear-out equalization techniques for multiple functional units
patent, July 2015

Rusu, Stefan; Wang, Zhiguo; Sistla, Krishnakanth V.
US Patent Document 9,087,146
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9087146

Runtime Optimization of Multi-Core System Designs for Increased Operating Life and Maximized Performance
patent-application, June 2015

Anderson, Jon James; Stewart, Richard Alan
US Patent Application 14/563333; 20150169363
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150169363

Memory Write Verification Using Temperature Compensation
patent-application, July 2018

Naik, Himanshu Hemant; Ray, Biswajit; Dunga, Mohan Vamsi
US Patent Application 15/395279; 20180189135
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20180189135

Capacity-Aware Wear Leveling in Solid-State Storage Devices
patent-application, September 2018

Liu, Haining; Pillai, Subhash Balakrishna
US Patent Application 15/459339; 20180267705
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20180267705

Assigning a Player to a Machine
patent-application, December 2015

Justice, John Raymond; Lalor, Dave; Gordon, Stefan Keir
US Patent Application 14/319752; 20150375113
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150375113

Expected Lifetime Management
patent-application, May 2018

Park, Hee Jun; Shearer, Robert Allen; Vishnakov, Victorya
US Patent Application 15/345228; 20180129243
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20180129243

Information Handling System Persistent Storage Device Life Management
patent-application, October 2017

Li, Wen Hua; Low, Joo Kiang
US Patent Application 15/084920; 20170285970
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170285970

Initializing Components of an Integrated Circuit
patent-application, February 2012

Dinkjian, Robert Michael; Nguyen, Giang Chau; Rakes, James Mitchell
US Patent Application 13/236340; 20120032716
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120032716

Systems, methods, and media for controlling temperature in a computer system
patent, September 2008

Haugh, Julianne Frances
US Patent Document 7,421,623
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7421623

Energy Efficiency Aware Thermal Management in a Multi-Processor System on a Chip
patent-application, October 2015

Park, Hee Jun; Kang, Young Hoon; Alton, Ronald Frank
US Patent Application 14/280629; 20150286262
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150286262

Thermal Aware Data Placement and Compute Dispatch in a Memory System
patent-application, March 2016

Arora, Manish; Paul, Indrani; Eckert, Yasuko
US Patent Application 14/492045; 20160086654
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160086654

Similar Records in DOE Patents and OSTI.GOV collections:

Method and apparatus for providing wear leveling

Patent Raasch, Steven; Sadowski, Greg; Roberts, David A.

Exemplary embodiments provide wear spreading among die regions (i.e., one or more circuits) in an integrated circuit or among dies by using operating condition data in addition to or instead of environmental data such as temperature data, from each of a plurality of die regions. Control logic produces a cumulative amount of time each of the plurality of die regions has spent at an operating condition based on operating condition data wherein the operating condition data is based on at least one of the following operating characteristics: frequency of operation of the plurality of die regions, an operating voltage ofmore » « less
Full Text Available
Apparatus and method to reduce wear and friction between CMC-to-metal attachment and interface

Patent Cairo, Ronald Ralph; Parolini, Jason Robert; Delvaux, John McConnell

An apparatus to reduce wear and friction between CMC-to-metal attachment and interface, including a metal layer configured for insertion between a surface interface between a CMC component and a metal component. The surface interface of the metal layer is compliant relative to asperities of the surface interface of the CMC component. A coefficient of friction between the surface interface of the CMC component and the metal component is about 1.0 or less at an operating temperature between about 300.degree. C. to about 325.degree. C. and a limiting temperature of the metal component.
Full Text Available
Neural interface methods and apparatus to provide artificial sensory capabilities to a subject

Patent Buerger, Stephen P.; Olsson, III, Roy H.; Wojciechowski, Kenneth E.; ...

Embodiments of neural interfaces according to the present invention comprise sensor modules for sensing environmental attributes beyond the natural sensory capability of a subject, and communicating the attributes wirelessly to an external (ex-vivo) portable module attached to the subject. The ex-vivo module encodes and communicates the attributes via a transcutaneous inductively coupled link to an internal (in-vivo) module implanted within the subject. The in-vivo module converts the attribute information into electrical neural stimuli that are delivered to a peripheral nerve bundle within the subject, via an implanted electrode. Methods and apparatus according to the invention incorporate implantable batteries to powermore » « less
Full Text Available
Method and apparatus for providing a precise amount of gas at a precise humidity

Patent Hallman, Jr., Russell L.; Truett, James C.

A fluid transfer system includes a permeable fluid carrier, a constant temperature source of a first fluid, and a constant pressure source of a second fluid. The fluid carrier has a length, an inlet end, and an outlet end. The constant pressure source connects to the inlet end and communicates the second fluid into the fluid carrier, and the constant temperature source surrounds a least of portion of the length. A mixture of the first fluid and the second fluid exits via the outlet end A method of making a mixture of two fluids is also disclosed.
Full Text Available
Apparatus, system and method for providing cryptographic key information with physically unclonable function circuitry

Patent Areno, Matthew

Techniques and mechanisms for providing a value from physically unclonable function (PUF) circuitry for a cryptographic operation of a security module. In an embodiment, a cryptographic engine receives a value from PUF circuitry and based on the value, outputs a result of a cryptographic operation to a bus of the security module. The bus couples the cryptographic engine to control logic or interface logic of the security module. In another embodiment, the value is provided to the cryptographic engine from the PUF circuitry via a signal line which is distinct from the bus, where any exchange of the value bymore » « less
Full Text Available

Similar Records

Title: Method and apparatus for providing thermal wear leveling

Abstract

Citation Formats

Processor System with Temperature Sensor and Control Method of the Same patent-application, May 2006

Managing Thermal Condition of a Memory patent-application, July 2010

Wear Leveling for Storage or Memory Device patent-application, September 2017

Techniques for data migration based on per-data metrics and memory degradation patent, May 2020

Reliable Wear-Leveling for Non-Volatile Memory and Method Therefor patent-application, May 2016

Method and apparatus for heating up integrated circuits patent, September 2015

Method and Apparatus for Providing Wear Leveling patent-application, February 2019

Method and system for thermal load management in a portable computing device patent, January 2015

Systems and Methods for CPU Repair patent-application, October 2006

Method and System for Managing Thermal Asymmetries in a Multi-Core Processor patent-application, April 2009

End of life prediction of flash memory patent, April 2008

Initiating memory wear leveling patent, March 2014

Temperature-based thread scheduling patent-application, May 2006

Circuits and Methods Providing Thread Assignment for a Multi-Core Processor patent-application, August 2018

Multiple Core Data Processor with Usage Monitoring patent-application, October 2011

Memory Controller, Memory System, and Operating Method patent-application, October 2012

Controlling Temperature of a System Memory patent-application, February 2016

Enhanced Thermal Management for Improved Module Reliability patent-application, February 2010

Lifetime extension of memory for data storage system patent, June 2017

Wear leveling techniques for flash EEPROM systems patent, April 2008

In-Situ Computing System Failure Avoidance patent-application, January 2015

Runtime Optimization of Multi-Core System Designs for Increased Operating Life and Maximized Performance patent-application, June 2015

Multi-Core Dynamic Workload Management patent-application, June 2015

Enhancing reliability of a many-core processor patent, December 2011

Systems and Methods for Thread Assignment and Core Turn-Off for Integrated Circuit Energy Efficiency and High-Performance patent-application, December 2009

Methods and Apparatus for Achieving Thermal Management Using Processing Task Scheduling patent-application, August 2014

Integrated Circuit with Pre-Heating for Reduced Subthreshold Leakage patent-application, February 2013

Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints journal, June 2011

Method and System for Extending the Lifetime of Multi-Core Integrated Circuit Devices patent-application, April 2016

Method, Medium, and System patent-application, June 2016

Utilization of overvoltage and overcurrent compensation to extend the usable operating range of electronic devices patent, February 2013

Portable computer with selectively operable cooling unit patent, March 1999

Low Overhead Dynamic Thermal Management in Many-Core Cluster Architecture patent-application, August 2011

Method and Apparatus for Thermal Sensitivity Based Dynamic Power Control patent-application, July 2002

Methods and Apparatus for Powering Up an Integrated Circuit patent-application, November 2014

Methods and apparatus for achieving thermal management using processing task scheduling patent, July 2012

Method and apparatus for faulty memory utilization patent, April 2016

Systems and Methods for Distributing an Aging Burden among Processor Cores patent-application, February 2013

Load circuit supply voltage control patent, February 2011

Low overhead dynamic thermal management in many-core cluster architecture patent, November 2013

Systems and methods for memory system management based on thermal information of a memory system patent, May 2016

Managing Asset Placement Using a Set of Wear Leveling Data patent-application, July 2017

Preheating device for electronic circuits patent, April 1999

Wear-Out Equalization Techniques for Multiple Functional Units patent-application, June 2014

Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors journal, April 2017

Wear-Out Monitor Device patent-application, October 2017

Method and Apparatus for Thermally Managed Resource Allocation patent-application, July 2004

Power Management Scheme Employing a Dynamically Adjustable Operating Parameter Range patent-application, March 2008

Memory Margin Management patent-application, November 2014

Semiconductor Device Including DLL and Semiconductor System patent-application, June 2018

Wear leveling patent, September 2019

Resource Management on a Computer System Utilizing Hardware and Environmental Factors patent-application, November 2009

High Accuracy, Compact On-Chip Temperature Sensor patent-application, March 2016

Distribution of Processing Activity Across Processing Hardware Based on Power Consumption Considerations patent-application, June 2003

Information Processing Apparatus and Information Processing Method patent-application, August 2009

Integrated circuit temperature monitoring and protection system patent, September 1998

Semiconductor Integrated Circuit patent-application, October 2010

Temperature-Aware Task Scheduling and Proactive Power Management patent-application, December 2017

Visualization of Usage Impacts on Solid State Drive Life Acceleration patent-application, May 2017

Method for Determining Operation Conditions for a Selected Lifetime of a Semiconductor Device patent-application, September 2016

An analytical model for predicting the residual life of an IC and design of residual-life meter conference, April 2017

Nonvolatile Memory Device, Memory System, and Program Method Thereof patent-application, October 2013

Semiconductor Integrated Circuit and an Operating Method Thereof, a Timing Verifying Method for a Semiconductor Integrated Circuit and a Test Method of a Semiconductor Integrated Circuit patent-application, May 2014

Method of Virtualization and OS-Level Thermal Management and Multithreaded Processor with Virtualization and OS-Level Thermal Management patent-application, March 2009

Systems and Methods for Memory System Management Based on Thermal Information of a Memory System patent-application, September 2014

Method and System for the Assessment of Computer System Reliability Using Quantitative Cumulative Stress Metrics patent-application, May 2013

Data and Collection Methods to Analyze Life Acceleration of SSD with Real Usages patent-application, May 2017

Wear-out equalization techniques for multiple functional units patent, July 2015

Runtime Optimization of Multi-Core System Designs for Increased Operating Life and Maximized Performance patent-application, June 2015

Memory Write Verification Using Temperature Compensation patent-application, July 2018

Capacity-Aware Wear Leveling in Solid-State Storage Devices patent-application, September 2018

Assigning a Player to a Machine patent-application, December 2015

Expected Lifetime Management patent-application, May 2018

Information Handling System Persistent Storage Device Life Management patent-application, October 2017

Initializing Components of an Integrated Circuit patent-application, February 2012

Systems, methods, and media for controlling temperature in a computer system patent, September 2008

Energy Efficiency Aware Thermal Management in a Multi-Processor System on a Chip patent-application, October 2015

Processor System with Temperature Sensor and Control Method of the Same
patent-application, May 2006

Managing Thermal Condition of a Memory
patent-application, July 2010

Wear Leveling for Storage or Memory Device
patent-application, September 2017

Techniques for data migration based on per-data metrics and memory degradation
patent, May 2020

Reliable Wear-Leveling for Non-Volatile Memory and Method Therefor
patent-application, May 2016

Method and apparatus for heating up integrated circuits
patent, September 2015

Method and Apparatus for Providing Wear Leveling
patent-application, February 2019

Method and system for thermal load management in a portable computing device
patent, January 2015

Systems and Methods for CPU Repair
patent-application, October 2006

Method and System for Managing Thermal Asymmetries in a Multi-Core Processor
patent-application, April 2009

End of life prediction of flash memory
patent, April 2008

Initiating memory wear leveling
patent, March 2014

Temperature-based thread scheduling
patent-application, May 2006

Circuits and Methods Providing Thread Assignment for a Multi-Core Processor
patent-application, August 2018

Multiple Core Data Processor with Usage Monitoring
patent-application, October 2011

Memory Controller, Memory System, and Operating Method
patent-application, October 2012

Controlling Temperature of a System Memory
patent-application, February 2016

Enhanced Thermal Management for Improved Module Reliability
patent-application, February 2010

Lifetime extension of memory for data storage system
patent, June 2017

Wear leveling techniques for flash EEPROM systems
patent, April 2008

In-Situ Computing System Failure Avoidance
patent-application, January 2015

Runtime Optimization of Multi-Core System Designs for Increased Operating Life and Maximized Performance
patent-application, June 2015

Multi-Core Dynamic Workload Management
patent-application, June 2015

Enhancing reliability of a many-core processor
patent, December 2011

Systems and Methods for Thread Assignment and Core Turn-Off for Integrated Circuit Energy Efficiency and High-Performance
patent-application, December 2009

Methods and Apparatus for Achieving Thermal Management Using Processing Task Scheduling
patent-application, August 2014

Integrated Circuit with Pre-Heating for Reduced Subthreshold Leakage
patent-application, February 2013

Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints
journal, June 2011

Method and System for Extending the Lifetime of Multi-Core Integrated Circuit Devices
patent-application, April 2016

Method, Medium, and System
patent-application, June 2016

Utilization of overvoltage and overcurrent compensation to extend the usable operating range of electronic devices
patent, February 2013

Portable computer with selectively operable cooling unit
patent, March 1999

Low Overhead Dynamic Thermal Management in Many-Core Cluster Architecture
patent-application, August 2011

Method and Apparatus for Thermal Sensitivity Based Dynamic Power Control
patent-application, July 2002

Methods and Apparatus for Powering Up an Integrated Circuit
patent-application, November 2014

Methods and apparatus for achieving thermal management using processing task scheduling
patent, July 2012

Method and apparatus for faulty memory utilization
patent, April 2016

Systems and Methods for Distributing an Aging Burden among Processor Cores
patent-application, February 2013

Load circuit supply voltage control
patent, February 2011

Low overhead dynamic thermal management in many-core cluster architecture
patent, November 2013

Systems and methods for memory system management based on thermal information of a memory system
patent, May 2016

Managing Asset Placement Using a Set of Wear Leveling Data
patent-application, July 2017

Preheating device for electronic circuits
patent, April 1999

Wear-Out Equalization Techniques for Multiple Functional Units
patent-application, June 2014

Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors
journal, April 2017

Wear-Out Monitor Device
patent-application, October 2017

Method and Apparatus for Thermally Managed Resource Allocation
patent-application, July 2004

Power Management Scheme Employing a Dynamically Adjustable Operating Parameter Range
patent-application, March 2008

Memory Margin Management
patent-application, November 2014

Semiconductor Device Including DLL and Semiconductor System
patent-application, June 2018

Wear leveling
patent, September 2019

Resource Management on a Computer System Utilizing Hardware and Environmental Factors
patent-application, November 2009

High Accuracy, Compact On-Chip Temperature Sensor
patent-application, March 2016

Distribution of Processing Activity Across Processing Hardware Based on Power Consumption Considerations
patent-application, June 2003

Information Processing Apparatus and Information Processing Method
patent-application, August 2009

Integrated circuit temperature monitoring and protection system
patent, September 1998

Semiconductor Integrated Circuit
patent-application, October 2010

Temperature-Aware Task Scheduling and Proactive Power Management
patent-application, December 2017

Visualization of Usage Impacts on Solid State Drive Life Acceleration
patent-application, May 2017

Method for Determining Operation Conditions for a Selected Lifetime of a Semiconductor Device
patent-application, September 2016

An analytical model for predicting the residual life of an IC and design of residual-life meter
conference, April 2017

Nonvolatile Memory Device, Memory System, and Program Method Thereof
patent-application, October 2013

Semiconductor Integrated Circuit and an Operating Method Thereof, a Timing Verifying Method for a Semiconductor Integrated Circuit and a Test Method of a Semiconductor Integrated Circuit
patent-application, May 2014

Method of Virtualization and OS-Level Thermal Management and Multithreaded Processor with Virtualization and OS-Level Thermal Management
patent-application, March 2009

Systems and Methods for Memory System Management Based on Thermal Information of a Memory System
patent-application, September 2014

Method and System for the Assessment of Computer System Reliability Using Quantitative Cumulative Stress Metrics
patent-application, May 2013

Data and Collection Methods to Analyze Life Acceleration of SSD with Real Usages
patent-application, May 2017

Wear-out equalization techniques for multiple functional units
patent, July 2015

Runtime Optimization of Multi-Core System Designs for Increased Operating Life and Maximized Performance
patent-application, June 2015

Memory Write Verification Using Temperature Compensation
patent-application, July 2018

Capacity-Aware Wear Leveling in Solid-State Storage Devices
patent-application, September 2018

Assigning a Player to a Machine
patent-application, December 2015

Expected Lifetime Management
patent-application, May 2018

Information Handling System Persistent Storage Device Life Management
patent-application, October 2017

Initializing Components of an Integrated Circuit
patent-application, February 2012

Systems, methods, and media for controlling temperature in a computer system
patent, September 2008

Energy Efficiency Aware Thermal Management in a Multi-Processor System on a Chip
patent-application, October 2015

Thermal Aware Data Placement and Compute Dispatch in a Memory System
patent-application, March 2016