Resource-aware compression
Abstract
Systems, apparatuses, and methods for implementing a multi-tiered approach to cache compression are disclosed. A cache includes a cache controller, light compressor, and heavy compressor. The decision on which compressor to use for compressing cache lines is made based on certain resource availability such as cache capacity or memory bandwidth. This allows the cache to opportunistically use complex algorithms for compression while limiting the adverse effects of high decompression latency on system performance. To address the above issue, the proposed design takes advantage of the heavy compressors for effectively reducing memory bandwidth in high bandwidth memory (HBM) interfaces as long as they do not sacrifice system performance. Accordingly, the cache combines light and heavy compressors with a decision-making unit to achieve reduced off-chip memory traffic without sacrificing system performance.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1986992
- Patent Number(s):
- 11544196
- Application Number:
- 16/725,971
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 12/23/2019
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
SeyedzadehDelcheh, SeyedMohammad, Das, Shomit N., and Beckmann, Bradford Michael. Resource-aware compression. United States: N. p., 2023.
Web.
SeyedzadehDelcheh, SeyedMohammad, Das, Shomit N., & Beckmann, Bradford Michael. Resource-aware compression. United States.
SeyedzadehDelcheh, SeyedMohammad, Das, Shomit N., and Beckmann, Bradford Michael. Tue .
"Resource-aware compression". United States. https://www.osti.gov/servlets/purl/1986992.
@article{osti_1986992,
title = {Resource-aware compression},
author = {SeyedzadehDelcheh, SeyedMohammad and Das, Shomit N. and Beckmann, Bradford Michael},
abstractNote = {Systems, apparatuses, and methods for implementing a multi-tiered approach to cache compression are disclosed. A cache includes a cache controller, light compressor, and heavy compressor. The decision on which compressor to use for compressing cache lines is made based on certain resource availability such as cache capacity or memory bandwidth. This allows the cache to opportunistically use complex algorithms for compression while limiting the adverse effects of high decompression latency on system performance. To address the above issue, the proposed design takes advantage of the heavy compressors for effectively reducing memory bandwidth in high bandwidth memory (HBM) interfaces as long as they do not sacrifice system performance. Accordingly, the cache combines light and heavy compressors with a decision-making unit to achieve reduced off-chip memory traffic without sacrificing system performance.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2023},
month = {1}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Adaptive Cache Compression for High-Performance Processors
journal, March 2004
- Alameldeen, Alaa R.; Wood, David A.
- ACM SIGARCH Computer Architecture News, Vol. 32, Issue 2
HyComp: a hybrid cache compression method for selection of data-type-specific compression methods
conference, December 2015
- Arelakis, Angelos; Dahlgren, Fredrik; Stenstrom, Per
- MICRO-48: The 48th Annual IEEE/ACM International Symposium of Microarchitecture, Proceedings of the 48th International Symposium on Microarchitecture
A Method for the Construction of Minimum-Redundancy Codes
journal, September 1952
- Huffman, David
- Proceedings of the IRE, Vol. 40, Issue 9
Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures
conference, June 2016
- Kim, Jungrae; Sullivan, Michael; Choukse, Esha
- 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)
Data Processing System and Method of Operating the Same
patent-application, September 2014
- Shin, Ho Seok; Yoo, Na Kyoung; Koo, Gun Seo
- US Patent Application 14/205992; 20140281344
Design and implementation of a lossless parallel high-speed data compression system
journal, June 2004
- Milward, M.; Nunez, J. L.; Mulvaney, D.
- IEEE Transactions on Parallel and Distributed Systems, Vol. 15, Issue 6
Spark-based combustion test system
patent, March 2020
- Damazo, Jason Scott; Kwon, Eddie; Boettcher, Philipp A.
- US Patent Document 10,608,418
System and method for intelligent data/frame compression in a system on a chip
patent, March 2020
- Gadelrab, Serag; Chiu, Chinchuan Andrew; Khan, Moinul
- US Patent Document 10,609,418
Compression-Enabled Blending of Data Non-Volatile Memory
patent-application, September 2014
- Khan, Jawad B.; Coulson, Richard L.
- US Patent Application 13/996173; 20140250257
Base-delta-immediate compression: practical data compression for on-chip caches
conference, January 2012
- Pekhimenko, Gennady; Seshadri, Vivek; Mutlu, Onur
- Proceedings of the 21st international conference on Parallel architectures and compilation techniques - PACT '12
Staged Data Compression, Including Block Level Long Range Compression, for Data Streams in a Communications System
patent-application, October 2016
- Bhaskar, Udaya; Su, Chi-Jiun
- US Patent Application 15/176123; 20160294410
Data Writing Method, Memory Controller and Memory Storage Apparatus
patent-application, October 2012
- Yeh, Chih-Kang
- US Patent Application 13/114037; 20120272123
Guaranteed Data Compression
patent-application, January 2020
- Fenney, Simon
- US Patent Application 16/456885; 20200007156
Sc2
journal, June 2014
- Arelakis, Angelos; Stenstrom, Per
- ACM SIGARCH Computer Architecture News, Vol. 42, Issue 3