Synchronization between processes in a coordination namespace
Abstract
A system and method of supporting point-to-point synchronization among processes/nodes implementing different hardware barriers in a tuple space/coordinated namespace (CNS) extended memory storage architecture. The system-wide CNS provides an efficient means for storing data, communications, and coordination within applications and workflows implementing barriers in a multi-tier, multi-nodal tree hierarchy. The system provides a hardware accelerated mechanism to support barriers between the participating processes. Also architected is a tree structure for a barrier processing method where processes are mapped to nodes of a tree, e.g., a tree of degree k, to provide an efficient way of scaling the number of processes in a tuple space/coordination namespace.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1986858
- Patent Number(s):
- 11513867
- Application Number:
- 17/138,540
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- DOE Contract Number:
- B621073
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 12/30/2020
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Jacob, Philip, Strenski, Philip N., and Johns, Charles. Synchronization between processes in a coordination namespace. United States: N. p., 2022.
Web.
Jacob, Philip, Strenski, Philip N., & Johns, Charles. Synchronization between processes in a coordination namespace. United States.
Jacob, Philip, Strenski, Philip N., and Johns, Charles. Tue .
"Synchronization between processes in a coordination namespace". United States. https://www.osti.gov/servlets/purl/1986858.
@article{osti_1986858,
title = {Synchronization between processes in a coordination namespace},
author = {Jacob, Philip and Strenski, Philip N. and Johns, Charles},
abstractNote = {A system and method of supporting point-to-point synchronization among processes/nodes implementing different hardware barriers in a tuple space/coordinated namespace (CNS) extended memory storage architecture. The system-wide CNS provides an efficient means for storing data, communications, and coordination within applications and workflows implementing barriers in a multi-tier, multi-nodal tree hierarchy. The system provides a hardware accelerated mechanism to support barriers between the participating processes. Also architected is a tree structure for a barrier processing method where processes are mapped to nodes of a tree, e.g., a tree of degree k, to provide an efficient way of scaling the number of processes in a tuple space/coordination namespace.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2022},
month = {11}
}
Works referenced in this record:
Hardware Synchronization Barrier Between Processing Units
patent-application, November 2015
- Champseix, Thomas; Dupont De Dinechin, Beno t.; Guironnet De Massas, Pierre
- US Patent Application 14/721695; 20150339173
Aggregation protocol
patent-application, March 2017
- Bloch, Gil; Crupnicoff, Diego; Koren, Benny
- US Patent Application 15/250953; 20170063613
Technologies for Fast Synchronization Barriers for Many-Core Processing
patent-application, June 2016
- Robison, Arch D.
- US Patent Application 14/568890; 20160170813
Barriers and Synchronization for Machine Learning at Autonomous Machines
patent-application, October 2018
- Appu, Abhishek R.; Koker, Altug; Ray, Joydeep
- US Patent Application 15/495112; 20180307985
Hardware synchronization for embedded multi-core processors
conference, May 2011
- Stoif, Christian; Schoeberl, Martin; Liccardi, Benito
- 2011 IEEE International Symposium of Circuits and Systems (ISCAS)