Controlling accesses to a branch prediction unit for sequences of fetch groups
Abstract
An electronic device is described that handles control transfer instructions (CTIs) when executing instructions in program code. The electronic device has a processor that includes a branch prediction functional block and a sequential fetch logic functional block. The sequential fetch logic functional block determines, based on a record associated with a CTI, that a specified number of fetch groups of instructions that were previously determined to include no CTIs are to be fetched for execution in sequence following the CTI. When each of the specified number of fetch groups is fetched and prepared for execution, the sequential fetch logic prevents corresponding accesses of the branch prediction functional block for acquiring branch prediction information for instructions in that fetch group.
- Inventors:
- Issue Date:
- Research Org.:
- Advanced Micro Devices, Inc., Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1986851
- Patent Number(s):
- 11513801
- Application Number:
- 16/127,093
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 09/10/2018
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Yalavarti, Adithya, Kalamatianos, John, and Poremba, Matthew R. Controlling accesses to a branch prediction unit for sequences of fetch groups. United States: N. p., 2022.
Web.
Yalavarti, Adithya, Kalamatianos, John, & Poremba, Matthew R. Controlling accesses to a branch prediction unit for sequences of fetch groups. United States.
Yalavarti, Adithya, Kalamatianos, John, and Poremba, Matthew R. Tue .
"Controlling accesses to a branch prediction unit for sequences of fetch groups". United States. https://www.osti.gov/servlets/purl/1986851.
@article{osti_1986851,
title = {Controlling accesses to a branch prediction unit for sequences of fetch groups},
author = {Yalavarti, Adithya and Kalamatianos, John and Poremba, Matthew R.},
abstractNote = {An electronic device is described that handles control transfer instructions (CTIs) when executing instructions in program code. The electronic device has a processor that includes a branch prediction functional block and a sequential fetch logic functional block. The sequential fetch logic functional block determines, based on a record associated with a CTI, that a specified number of fetch groups of instructions that were previously determined to include no CTIs are to be fetched for execution in sequence following the CTI. When each of the specified number of fetch groups is fetched and prepared for execution, the sequential fetch logic prevents corresponding accesses of the branch prediction functional block for acquiring branch prediction information for instructions in that fetch group.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2022},
month = {11}
}
Works referenced in this record:
Instruction prefetch throttling using instruction count and branch prediction
patent, October 2016
- Greenhalgh, Peter Richard
- US Patent Document 9,477,479
Branch prediction power reduction
patent, January 2017
- Aggarwal, Aneesh; Segelken, Ross; Koschoreck, Kevin
- US Patent Document 9,552,032
Selectively blocking branch prediction for a predetermined number of instructions
patent, February 2018
- Bonanno, James J.; Mayer, Ulrich; Saporito, Anthony
- US Patent Document 9,891,922
Pipelined processor operating in different power mode based on branch prediction state of branch history bit encoded as taken weakly not taken and strongly not taken states
patent, April 1998
- Kennedy, A. Richard; Croxton, Cody B.
- US Patent Document 5,740,417