Defense mechanism for non-volatile memory based main memory
Abstract
A method includes receiving a write request for writing incoming data to a target memory line and, in response to the write request, comparing the incoming data with existing data in the target memory line to determine a number of a first type of state transition. The method further includes, in response to determining that the number of the first type of state transition for the write request exceeds a threshold, prior to writing the incoming data to the target memory line, storing adjacent data from each of a set of memory lines adjacent to the target memory line, and after writing the incoming data to the target memory line, writing the stored data to the set of adjacent memory lines.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Device, Inc., Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1924995
- Patent Number(s):
- 11416323
- Application Number:
- 16/723,855
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 12/20/2019
- Country of Publication:
- United States
- Language:
- English
Citation Formats
SeyedzadehDelcheh, SeyedMohammad, and Raasch, Steven. Defense mechanism for non-volatile memory based main memory. United States: N. p., 2022.
Web.
SeyedzadehDelcheh, SeyedMohammad, & Raasch, Steven. Defense mechanism for non-volatile memory based main memory. United States.
SeyedzadehDelcheh, SeyedMohammad, and Raasch, Steven. Tue .
"Defense mechanism for non-volatile memory based main memory". United States. https://www.osti.gov/servlets/purl/1924995.
@article{osti_1924995,
title = {Defense mechanism for non-volatile memory based main memory},
author = {SeyedzadehDelcheh, SeyedMohammad and Raasch, Steven},
abstractNote = {A method includes receiving a write request for writing incoming data to a target memory line and, in response to the write request, comparing the incoming data with existing data in the target memory line to determine a number of a first type of state transition. The method further includes, in response to determining that the number of the first type of state transition for the write request exceeds a threshold, prior to writing the incoming data to the target memory line, storing adjacent data from each of a set of memory lines adjacent to the target memory line, and after writing the incoming data to the target memory line, writing the stored data to the set of adjacent memory lines.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Aug 16 00:00:00 EDT 2022},
month = {Tue Aug 16 00:00:00 EDT 2022}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
DC-PCM: Mitigating PCM Write Disturbance with Low Performance Overhead by Using Detection Cells
journal, December 2019
- Choi, Jungwhan; Jang, Jaemin; Kim, Lee-Sup
- IEEE Transactions on Computers, Vol. 68, Issue 12
Improving write operations in MLC phase change memory
conference, February 2012
- Jiang, Lei; Zhao, Bo; Zhang, Youtao
- IEEE International Symposium on High-Performance Comp Architecture
Memory device, operating and control method thereof
patent, February 2017
- Yoon, Pil Sang; Oh, Eun Chu; Kong, Jun Jin
- US Patent Document 9,583,189
Low-Current and High-Speed Phase-Change Memory Devices and Methods of Driving the Same
patent-application, October 2004
- Lee, Se-ho
- US Patent Application 10/807,077; 2004/0202017 Al
ADAM: Architecture for write disturbance mitigation in scaled phase change memory
conference, March 2018
- Swami, Shivam; Mohanram, Kartik
- 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Modeling of Programming and Read Performance in Phase-Change Memories—Part I: Cell Optimization and Scaling
journal, February 2008
- Russo, Ugo; Ielmini, Daniele; Redaelli, Andrea
- IEEE Transactions on Electron Devices, Vol. 55, Issue 2
A durable and energy efficient main memory using phase change memory technology
conference, June 2009
- Zhou, Ping; Zhao, Bo; Yang, Jun
- Proceedings of the 36th annual international symposium on Computer architecture
Hardwired Remapped Memory
patent-application, August 2013
- Bowers, Stephen; Billing, Gurkirat; Post, Samuel David
- US Patent Application 13/853,790; 2013/0227361 Al
Memory Cell Presetting for Improved Memory Performance
patent-application, January 2013
- Franceschini, Michele M.; Jagmohan, Ashish; Karidis, John P.
- US Patent Application 13/619,451; 2013/0013860 Al
Mitigating Write Disturbance in Super-Dense Phase Change Memories
conference, June 2014
- Jiang, Lei; Zhang, Youtao; Yang, Jun
- 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks
Sd-Pcm
conference, March 2015
- Wang, Rujia; Jiang, Lei; Zhang, Youtao
- Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems