System and method for obfuscation of electronic circuits
Abstract
A computer-implemented method of generating randomized electrical interconnects for an electronic circuit comprises steps of receiving a netlist of nodes of electronic components to be connected, each connection between the nodes forming an electrical interconnect; determining a list of one or more path directions for each electrical interconnect; determining a plurality of path direction distances for each electrical interconnect; generating a plurality of segments for each electrical interconnect, each segment having one path direction and a length which are selected at random; calculating a sum of the lengths of all segments of the plurality of segments in each path direction each time a segment is generated for each electrical interconnect; removing one path direction from the list of path directions when a first condition is met; and stopping the generating a plurality of segments for each electrical interconnect when a second condition is met.
- Inventors:
- Issue Date:
- Research Org.:
- Kansas City Plant (KCP), Kansas City, MO (United States)
- Sponsoring Org.:
- USDOE National Nuclear Security Administration (NNSA)
- OSTI Identifier:
- 1892768
- Patent Number(s):
- 11288434
- Application Number:
- 17/012,234
- Assignee:
- Honeywell Federal Manufacturing & Technologies, LLC (Kansas City, MO)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- NA0002839
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 09/04/2020
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Trujillo, Joshua. System and method for obfuscation of electronic circuits. United States: N. p., 2022.
Web.
Trujillo, Joshua. System and method for obfuscation of electronic circuits. United States.
Trujillo, Joshua. Tue .
"System and method for obfuscation of electronic circuits". United States. https://www.osti.gov/servlets/purl/1892768.
@article{osti_1892768,
title = {System and method for obfuscation of electronic circuits},
author = {Trujillo, Joshua},
abstractNote = {A computer-implemented method of generating randomized electrical interconnects for an electronic circuit comprises steps of receiving a netlist of nodes of electronic components to be connected, each connection between the nodes forming an electrical interconnect; determining a list of one or more path directions for each electrical interconnect; determining a plurality of path direction distances for each electrical interconnect; generating a plurality of segments for each electrical interconnect, each segment having one path direction and a length which are selected at random; calculating a sum of the lengths of all segments of the plurality of segments in each path direction each time a segment is generated for each electrical interconnect; removing one path direction from the list of path directions when a first condition is met; and stopping the generating a plurality of segments for each electrical interconnect when a second condition is met.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Mar 29 00:00:00 EDT 2022},
month = {Tue Mar 29 00:00:00 EDT 2022}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Automated adjustment of wire connections in computer-assisted design of circuits
patent, December 2015
- Lamant, Gilles S. C.
- US Patent Document 9,208,277
Obfuscation techniques for enhancing software security
patent, December 2003
- Collberg, Christian Sven; Thomborson, Clark David; Low, Douglas W.
- US Patent Document 6,668,325
Packaging for multi-processor shared-memory system
patent, April 2003
- Hofstee, Harm Peter; Johnson, Eric A.; Stutzman, Randall J.
- US Patent Document 6,541,847
System and method for real-time transactional data obfuscation
patent, March 2016
- Guirguis, Shenoda; Pareek, Alok; Wilkes, Stephen
- US Patent Document 9,298,878
Method and apparatus for blocking fluid and fluid vapors
patent, December 2002
- Tilli, George J.; Zaima, Harold H.; Nye, John Charles
- US Patent Document 6,501,025
Three-dimensional electronic circuit with multiple conductor layers and method for manufacturing same
patent, August 2000
- Todd, Michael George; Glovatsky, Andrew Z.; Sinkunas, Peter Joseph
- US Patent Document 6,100,178
Conformal 3D non-planar multi-layer circuitry
patent, February 2016
- Gonya, Stephen; Twigg, Kenn; Patterson, Jim
- US Patent Document 9,258,907
System and method for obfuscation of electronic circuits
patent, June 2019
- Trujillo, Joshua
- US Patent Document 10,331,839
Method of making a three-dimensional integrated circuit
patent, October 1996
- Ramm, Peter; Buchner, Reinhold
- US Patent Document 5,563,084
System and method for obfuscation of electronic circuits
patent, March 2021
- Trujillo, Joshua
- US Patent Document 10,936,779
Method and system for using pattern matching to process an integrated circuit design
patent, June 2009
- Cadouri, Eitan
- US Patent Document 7,555,736