DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Hardware intrusion detection system

Abstract

An apparatus for intrusion detection includes processing circuitry, a switch, signal detection circuitry, and an analog-to-digital converter (“ADC”). The processing circuitry is coupled to send a challenge signal to a device when the device is coupled to the processing circuitry. The switch is coupled to be enabled and disabled by the processing circuitry. The switch is for coupling to the device to receive a response signal in response to the challenge signal sent by the processing circuitry. The signal detection circuitry is coupled to receive the response signal in via the switch, when the processing circuitry enables the switch. The ADC is coupled to take measurements of the signal detection circuitry at a first output. The processing circuitry is coupled to the ADC and configured to analyze whether an intruder is present in the device based on the measurements of the signal detection circuitry.

Inventors:
Issue Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1860125
Patent Number(s):
11188683
Application Number:
16/401,223
Assignee:
National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
AC04-94AL85000
Resource Type:
Patent
Resource Relation:
Patent File Date: 05/02/2019
Country of Publication:
United States
Language:
English

Citation Formats

Edwards, Nathan J. Hardware intrusion detection system. United States: N. p., 2021. Web.
Edwards, Nathan J. Hardware intrusion detection system. United States.
Edwards, Nathan J. Tue . "Hardware intrusion detection system". United States. https://www.osti.gov/servlets/purl/1860125.
@article{osti_1860125,
title = {Hardware intrusion detection system},
author = {Edwards, Nathan J.},
abstractNote = {An apparatus for intrusion detection includes processing circuitry, a switch, signal detection circuitry, and an analog-to-digital converter (“ADC”). The processing circuitry is coupled to send a challenge signal to a device when the device is coupled to the processing circuitry. The switch is coupled to be enabled and disabled by the processing circuitry. The switch is for coupling to the device to receive a response signal in response to the challenge signal sent by the processing circuitry. The signal detection circuitry is coupled to receive the response signal in via the switch, when the processing circuitry enables the switch. The ADC is coupled to take measurements of the signal detection circuitry at a first output. The processing circuitry is coupled to the ADC and configured to analyze whether an intruder is present in the device based on the measurements of the signal detection circuitry.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {11}
}

Works referenced in this record:

The Two-Stage RC Low-Pass Matched Filter
journal, February 1972


Detecting Software Attacks By Monitoring Electric Power Consumption Patterns
patent-application, November 2008


Methods and apparatus for preventing reverse-engineering of integrated circuits
patent-application, December 2002


Security gateway system and method for intrusion detection
patent-application, December 2004


Using Power Fingerprinting (PFP) to Monitor the Integrity and Enhance Security of Computer Based Systems
patent-application, November 2013


Detecting unauthorized software execution in SDR using power fingerprinting
conference, October 2010


Tamper Detection Countermeasures to Deter Physical Attack on a Security ASIC
patent-application, April 2013


Successive approximate capacitance measurement circuit
patent-application, July 2007