DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Switched low-dropout voltage regulator

Abstract

High-resolution switched digital regulators are disclosed having fast cross corner and variable temperature response, with constrained ripple. The strength of the power transistors utilized by the regulator are adjusted to control the current delivered to the load. The regulators utilize a slow control loop in parallel with a primary fast switching loop. The slow loop uses the switching signal of the primary loop to estimate the load current and set the power transistor size accordingly.

Inventors:
;
Issue Date:
Research Org.:
NVIDIA Corp., Santa Clara, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1859941
Patent Number(s):
11144080
Application Number:
16/723,700
Assignee:
NVIDIA Corporation (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G05 - CONTROLLING G05F - SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
DOE Contract Number:  
B609487; B609911
Resource Type:
Patent
Resource Relation:
Patent File Date: 12/20/2019
Country of Publication:
United States
Language:
English

Citation Formats

Kudva, Sudhir Shrikantha, and Wilson, John Nicholas. Switched low-dropout voltage regulator. United States: N. p., 2021. Web.
Kudva, Sudhir Shrikantha, & Wilson, John Nicholas. Switched low-dropout voltage regulator. United States.
Kudva, Sudhir Shrikantha, and Wilson, John Nicholas. Tue . "Switched low-dropout voltage regulator". United States. https://www.osti.gov/servlets/purl/1859941.
@article{osti_1859941,
title = {Switched low-dropout voltage regulator},
author = {Kudva, Sudhir Shrikantha and Wilson, John Nicholas},
abstractNote = {High-resolution switched digital regulators are disclosed having fast cross corner and variable temperature response, with constrained ripple. The strength of the power transistors utilized by the regulator are adjusted to control the current delivered to the load. The regulators utilize a slow control loop in parallel with a primary fast switching loop. The slow loop uses the switching signal of the primary loop to estimate the load current and set the power transistor size accordingly.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {10}
}

Works referenced in this record:

Charge pump circuit
patent, March 2009


Voltage Regulator Circuit and Method Therefor
patent-application, March 2019


Settling Time and Effective Band Width for Op-Amps Using Miller Capacitance Compensation
patent-application, June 2014


Digitally-assisted capless voltage regulator
patent, March 2019


Dual Loop Digital Low Drop Regulator and Current Sharing Control Apparatus for Distributable Voltage Regulators
patent-application, September 2014


LDO regulator with wide output load range and fast internal loop
patent, February 2005


Linear and Non-Linear Control for Digitally-Controlled Low-Dropout Circuitry
patent-application, September 2016