Memory hierarchy using page-based compression
Abstract
A system includes a device coupleable to a first memory. The device includes a second memory to cache data from the first memory. The second memory is to store a set of compressed pages of the first memory and a set of page descriptors. Each compressed page includes a set of compressed data blocks. Each page descriptor represents a corresponding page and includes a set of location identifiers that identify the locations of the compressed data blocks of the corresponding page in the second memory. The device further includes compression logic to compress data blocks of a page to be stored to the second memory and decompression logic to decompress compressed data blocks of a page accessed from the second memory.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1840497
- Patent Number(s):
- 11132300
- Application Number:
- 13/939,380
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B600716
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 07/11/2013
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Loh, Gabriel H., and O'Connor, James M. Memory hierarchy using page-based compression. United States: N. p., 2021.
Web.
Loh, Gabriel H., & O'Connor, James M. Memory hierarchy using page-based compression. United States.
Loh, Gabriel H., and O'Connor, James M. Tue .
"Memory hierarchy using page-based compression". United States. https://www.osti.gov/servlets/purl/1840497.
@article{osti_1840497,
title = {Memory hierarchy using page-based compression},
author = {Loh, Gabriel H. and O'Connor, James M.},
abstractNote = {A system includes a device coupleable to a first memory. The device includes a second memory to cache data from the first memory. The second memory is to store a set of compressed pages of the first memory and a set of page descriptors. Each compressed page includes a set of compressed data blocks. Each page descriptor represents a corresponding page and includes a set of location identifiers that identify the locations of the compressed data blocks of the corresponding page in the second memory. The device further includes compression logic to compress data blocks of a page to be stored to the second memory and decompression logic to decompress compressed data blocks of a page accessed from the second memory.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {9}
}
Works referenced in this record:
Memory Devices and Systems Including Multi-Speed Access of Memory Modules
patent-application, November 2010
- Maheshwari, Dinesh
- US Patent Application 12/818304; 20100293325
Compressing data in a cache memory
patent-application, March 2006
- Ying, Zhiwei; Lueh, Guei-Yuan; Peng, Jinzhan
- US Patent Application 10/930882; 20060047916
System and method for using a compressed main memory based on degree of compressibility
patent-application, February 2004
- Tremaine, Robert B.
- US Patent Application 10/213840; 20040030847
Bus Attached Compressed Random Access Memory
patent-application, October 2009
- Abali, Bulent; Karidis, John P.; Lastras-Montano, Luis A>
- US Patent Application 12/098900; 20090254705
Compressed cache lines incorporating embedded prefetch history data
patent-application, December 2005
- Heil, Timothy Hume
- US Patent Application 10/857745; 20050268046
Preventing Writeback Race in Multiple Core Processors
patent-application, December 2008
- Vishin, Sanjay; Stoler, Adam
- US Patent Application 11/767225; 20080320232
Parallel Compression/Decompression System and Method for Implementation of In-Memory Compressed Cache Improving Storage Density and Access Speed for Industry Standard Memory Subsystems and In-Line Memory Modules
patent, February 2003
- Dye, Thomas A.; Alvarez, II, Manuel J.; Geiger, Peter
- US Patent Document 6,523,102
Cache memory
patent-application, October 2008
- Croxford, Daren; Aldworth, Peter James
- US Patent Application 11/785140; 20080256303
Dram Cache with Tags and Data Jointly Stored in Physical Rows
patent-application, May 2013
- Loh, Gabriel H.; Hill, Mark D.
- US Patent Application 13/307776; 20130138892
Method for maintaining consistent states of a file system and for creating user-accessible read-only copies of a file system
patent, October 1998
- Hitz, David; Malcolm, Michael; Lau, James
- US Patent Document 5,819,292
Data caching with a partially compressed cache
patent, November 2001
- Singh, Shanker; Cheng, Joe-Ming; Beardsley, Brent Cameron
- US Patent Document 6,324,621
Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system
patent, August 2007
- Newburn, Chris J.; Huggahalli, Ram; Hum, Herbert
- US Patent Document 7,257,693
Adaptive cache compression system
patent-application, May 2006
- Wood, David A.; Alameldeen, Alaa R.
- US Patent Application 11/265975; 20060101206