Memory hierarchy using page-based compression

Loh, Gabriel H.; O'Connor, James M.

Title: Memory hierarchy using page-based compression

Abstract

A system includes a device coupleable to a first memory. The device includes a second memory to cache data from the first memory. The second memory is to store a set of compressed pages of the first memory and a set of page descriptors. Each compressed page includes a set of compressed data blocks. Each page descriptor represents a corresponding page and includes a set of location identifiers that identify the locations of the compressed data blocks of the corresponding page in the second memory. The device further includes compression logic to compress data blocks of a page to be stored to the second memory and decompression logic to decompress compressed data blocks of a page accessed from the second memory.

Inventors:: Loh, Gabriel H.; O'Connor, James M.

Issue Date:: 2021-09-28

Research Org.:: Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1840497

Patent Number(s):: 11132300

Application Number:: 13/939,380

Assignee:: Advanced Micro Devices, Inc. (Sunnyvale, CA)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F12/023 - {Free address space management}
G06F12/0868 - Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
G06F2212/401 - Compressed data

Show less

DOE Contract Number:: AC52-07NA27344; B600716

Resource Type:: Patent

Resource Relation:: Patent File Date: 07/11/2013

Country of Publication:: United States

Language:: English

Citation Formats


                    Loh, Gabriel H., and O'Connor, James M.. Memory hierarchy using page-based compression.  United States: N. p., 2021. 
        Web.

Copy to clipboard


                    Loh, Gabriel H., & O'Connor, James M.. Memory hierarchy using page-based compression.  United States.

Copy to clipboard


                    Loh, Gabriel H., and O'Connor, James M.. Tue .  
        "Memory hierarchy using page-based compression".  United States.  https://www.osti.gov/servlets/purl/1840497.

Copy to clipboard


                    
@article{osti_1840497,

  title        = {Memory hierarchy using page-based compression},

  author       = {Loh, Gabriel H. and O'Connor, James M.},

  abstractNote = {A system includes a device coupleable to a first memory. The device includes a second memory to cache data from the first memory. The second memory is to store a set of compressed pages of the first memory and a set of page descriptors. Each compressed page includes a set of compressed data blocks. Each page descriptor represents a corresponding page and includes a set of location identifiers that identify the locations of the compressed data blocks of the corresponding page in the second memory. The device further includes compression logic to compress data blocks of a page to be stored to the second memory and decompression logic to decompress compressed data blocks of a page accessed from the second memory.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2021},

  month        = {9}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Memory Devices and Systems Including Multi-Speed Access of Memory Modules
patent-application, November 2010

Maheshwari, Dinesh
US Patent Application 12/818304; 20100293325
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100293325

Compressing data in a cache memory
patent-application, March 2006

Ying, Zhiwei; Lueh, Guei-Yuan; Peng, Jinzhan
US Patent Application 10/930882; 20060047916
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060047916

System and method for using a compressed main memory based on degree of compressibility
patent-application, February 2004

Tremaine, Robert B.
US Patent Application 10/213840; 20040030847
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040030847

Bus Attached Compressed Random Access Memory
patent-application, October 2009

Abali, Bulent; Karidis, John P.; Lastras-Montano, Luis A>
US Patent Application 12/098900; 20090254705
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090254705

Compressed cache lines incorporating embedded prefetch history data
patent-application, December 2005

Heil, Timothy Hume
US Patent Application 10/857745; 20050268046
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050268046

Preventing Writeback Race in Multiple Core Processors
patent-application, December 2008

Vishin, Sanjay; Stoler, Adam
US Patent Application 11/767225; 20080320232
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080320232

Parallel Compression/Decompression System and Method for Implementation of In-Memory Compressed Cache Improving Storage Density and Access Speed for Industry Standard Memory Subsystems and In-Line Memory Modules
patent, February 2003

Dye, Thomas A.; Alvarez, II, Manuel J.; Geiger, Peter
US Patent Document 6,523,102
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6523102

Cache memory
patent-application, October 2008

Croxford, Daren; Aldworth, Peter James
US Patent Application 11/785140; 20080256303
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080256303

Dram Cache with Tags and Data Jointly Stored in Physical Rows
patent-application, May 2013

Loh, Gabriel H.; Hill, Mark D.
US Patent Application 13/307776; 20130138892
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20130138892

Method for maintaining consistent states of a file system and for creating user-accessible read-only copies of a file system
patent, October 1998

Hitz, David; Malcolm, Michael; Lau, James
US Patent Document 5,819,292
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5819292

Data caching with a partially compressed cache
patent, November 2001

Singh, Shanker; Cheng, Joe-Ming; Beardsley, Brent Cameron
US Patent Document 6,324,621
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6324621

Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system
patent, August 2007

Newburn, Chris J.; Huggahalli, Ram; Hum, Herbert
US Patent Document 7,257,693
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7257693

Adaptive cache compression system
patent-application, May 2006

Wood, David A.; Alameldeen, Alaa R.
US Patent Application 11/265975; 20060101206
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060101206

Similar Records in DOE Patents and OSTI.GOV collections:

Memory hierarchy using row-based compression

Patent Loh, Gabriel H.; O'Connor, James M.

A system includes a first memory and a device coupleable to the first memory. The device includes a second memory to cache data from the first memory. The second memory includes a plurality of rows, each row including a corresponding set of compressed data blocks of non-uniform sizes and a corresponding set of tag blocks. Each tag block represents a corresponding compressed data block of the row. The device further includes decompression logic to decompress data blocks accessed from the second memory. The device further includes compression logic to compress data blocks to be stored in the second memory.
Full Text Available
Hot page selection in multi-level memory hierarchies

Patent Blagodurov, Sergey; Loh, Gabriel H.; Meswani, Mitesh R.

Systems, apparatuses, and methods for sorting memory pages in a multi-level heterogeneous memory architecture. The system may classify pages into a first “hot” category or a second “cold” category. The system may attempt to place the “hot” pages into the memory level(s) closest to the systems' processor cores. The system may track parameters associated with each page, with the parameters including number of accesses, types of accesses, power consumed per access, temperature, wearability, and/or other parameters. Based on these parameters, the system may generate a score for each page. Then, the system may compare the score of each page tomore » « less
Full Text Available
Compressing data for storage in cache memories in a hierarchy of cache memories

Patent Tomei, Matthew J.; Bedoukian, Philip B.; Das, Shomit N.

An electronic device includes at least one compression-decompression functional block and a hierarchy of cache memories with a first cache memory and a second cache memory. The at least one compression-decompression functional block receives data in an uncompressed state, compresses the data using one of a first compression or a second compression, and, after compressing the data, provides the data to the first cache memory for storage therein. When the data is retrieved from the first cache memory to be stored in the second cache memory, when the data is compressed using the first compression, the compression-decompression functional block decompressesmore » « less
Full Text Available
Memory page access counts based on page refresh

Patent Mappouras, Georgios; Farmahini Farahani, Amin; Jayasena, Nuwan

A processing system tracks counts of accesses to memory pages using a set of counters located at the memory module that stores the pages, wherein the counts are adjusted at least in part based on refreshes of the memory pages. This approach allows a processing system to efficiently maintain the counts with relatively small counters and with relatively low overhead. Furthermore, the rate at which the counters are adjusted, relative to the page refreshes, is adjustable, so that the access counts are useful for a wide variety of application types.
Full Text Available
Paging memory from random access memory to backing storage in a parallel computer

Patent Archer, Charles J; Blocksome, Michael A; Inglett, Todd A; ...

Paging memory from random access memory (`RAM`) to backing storage in a parallel computer that includes a plurality of compute nodes, including: executing a data processing application on a virtual machine operating system in a virtual machine on a first compute node; providing, by a second compute node, backing storage for the contents of RAM on the first compute node; and swapping, by the virtual machine operating system in the virtual machine on the first compute node, a page of memory from RAM on the first compute node to the backing storage on the second compute node.
Full Text Available

Similar Records

Title: Memory hierarchy using page-based compression

Abstract

Citation Formats

Memory Devices and Systems Including Multi-Speed Access of Memory Modules patent-application, November 2010

Compressing data in a cache memory patent-application, March 2006

System and method for using a compressed main memory based on degree of compressibility patent-application, February 2004

Bus Attached Compressed Random Access Memory patent-application, October 2009

Compressed cache lines incorporating embedded prefetch history data patent-application, December 2005

Preventing Writeback Race in Multiple Core Processors patent-application, December 2008

Parallel Compression/Decompression System and Method for Implementation of In-Memory Compressed Cache Improving Storage Density and Access Speed for Industry Standard Memory Subsystems and In-Line Memory Modules patent, February 2003

Cache memory patent-application, October 2008

Dram Cache with Tags and Data Jointly Stored in Physical Rows patent-application, May 2013

Method for maintaining consistent states of a file system and for creating user-accessible read-only copies of a file system patent, October 1998

Data caching with a partially compressed cache patent, November 2001

Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system patent, August 2007

Adaptive cache compression system patent-application, May 2006

Memory Devices and Systems Including Multi-Speed Access of Memory Modules
patent-application, November 2010

Compressing data in a cache memory
patent-application, March 2006

System and method for using a compressed main memory based on degree of compressibility
patent-application, February 2004

Bus Attached Compressed Random Access Memory
patent-application, October 2009

Compressed cache lines incorporating embedded prefetch history data
patent-application, December 2005

Preventing Writeback Race in Multiple Core Processors
patent-application, December 2008

Parallel Compression/Decompression System and Method for Implementation of In-Memory Compressed Cache Improving Storage Density and Access Speed for Industry Standard Memory Subsystems and In-Line Memory Modules
patent, February 2003

Cache memory
patent-application, October 2008

Dram Cache with Tags and Data Jointly Stored in Physical Rows
patent-application, May 2013

Method for maintaining consistent states of a file system and for creating user-accessible read-only copies of a file system
patent, October 1998

Data caching with a partially compressed cache
patent, November 2001

Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system
patent, August 2007

Adaptive cache compression system
patent-application, May 2006