DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Implementing a micro-operation cache with compaction

Abstract

Systems, apparatuses, and methods for compacting multiple groups of micro-operations into individual cache lines of a micro-operation cache are disclosed. A processor includes at least a decode unit and a micro-operation cache. When a new group of micro-operations is decoded and ready to be written to the micro-operation cache, the micro-operation cache determines which set is targeted by the new group of micro-operations. If there is a way in this set that can store the new group without evicting any existing group already stored in the way, then the new group is stored into the way with the existing group(s) of micro-operations. Metadata is then updated to indicate that the new group of micro-operations has been written to the way. Additionally, the micro-operation cache manages eviction and replacement policy at the granularity of micro-operation groups rather than at the granularity of cache lines.

Inventors:
;
Issue Date:
Research Org.:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1823995
Patent Number(s):
11016763
Application Number:
16/297,358
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
DOE Contract Number:  
AC52-07NA27344; B620717
Resource Type:
Patent
Resource Relation:
Patent File Date: 03/08/2019
Country of Publication:
United States
Language:
English

Citation Formats

Kotra, Jagadish B., and Kalamatianos, John. Implementing a micro-operation cache with compaction. United States: N. p., 2021. Web.
Kotra, Jagadish B., & Kalamatianos, John. Implementing a micro-operation cache with compaction. United States.
Kotra, Jagadish B., and Kalamatianos, John. Tue . "Implementing a micro-operation cache with compaction". United States. https://www.osti.gov/servlets/purl/1823995.
@article{osti_1823995,
title = {Implementing a micro-operation cache with compaction},
author = {Kotra, Jagadish B. and Kalamatianos, John},
abstractNote = {Systems, apparatuses, and methods for compacting multiple groups of micro-operations into individual cache lines of a micro-operation cache are disclosed. A processor includes at least a decode unit and a micro-operation cache. When a new group of micro-operations is decoded and ready to be written to the micro-operation cache, the micro-operation cache determines which set is targeted by the new group of micro-operations. If there is a way in this set that can store the new group without evicting any existing group already stored in the way, then the new group is stored into the way with the existing group(s) of micro-operations. Metadata is then updated to indicate that the new group of micro-operations has been written to the way. Additionally, the micro-operation cache manages eviction and replacement policy at the granularity of micro-operation groups rather than at the granularity of cache lines.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {5}
}

Works referenced in this record:

Data cache rollbacks for failed speculative traces with memory operations
patent, February 2013


Apparatus and method for handling BTAC branches that wrap across instruction cache lines
patent-application, January 2006


Method and apparatus for performing microcode paging during instruction execution in an instruction processor
patent, August 1998


Heterogeneous ISA Microprocessor that Preserves Non-ISA-Specific Configuration State When Reset to Different ISA
patent-application, October 2012


Compressing microcode
patent, August 2006


Microprogram control units
patent, May 1977


Auxiliary Cache for Reducing Instruction Fetch and Decode Bandwidth Requirements
patent-application, October 2017


Multiple-core processor with hierarchical microcode store
patent, June 2010


Cache Backed Vector Registers
patent-application, January 2013


Hierarchical processor
patent-application, April 2007


Method and Apparatus for Virtualizing the Micro-Op Cache
patent-application, January 2020


Master/slave sequencing processor
patent, July 1991


Data processing system having unique multilevel microcode architecture
patent, February 1990


Pipelined Processor with Multi-Issue Microcode Unit Having Local Branch Decoder
patent-application, April 2018


Apparatus and method for microcode patching for generating a next address
patent, October 2000


Caching of microcode emulation memory
patent, June 2010