Implementing a micro-operation cache with compaction
Abstract
Systems, apparatuses, and methods for compacting multiple groups of micro-operations into individual cache lines of a micro-operation cache are disclosed. A processor includes at least a decode unit and a micro-operation cache. When a new group of micro-operations is decoded and ready to be written to the micro-operation cache, the micro-operation cache determines which set is targeted by the new group of micro-operations. If there is a way in this set that can store the new group without evicting any existing group already stored in the way, then the new group is stored into the way with the existing group(s) of micro-operations. Metadata is then updated to indicate that the new group of micro-operations has been written to the way. Additionally, the micro-operation cache manages eviction and replacement policy at the granularity of micro-operation groups rather than at the granularity of cache lines.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1823995
- Patent Number(s):
- 11016763
- Application Number:
- 16/297,358
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 03/08/2019
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Kotra, Jagadish B., and Kalamatianos, John. Implementing a micro-operation cache with compaction. United States: N. p., 2021.
Web.
Kotra, Jagadish B., & Kalamatianos, John. Implementing a micro-operation cache with compaction. United States.
Kotra, Jagadish B., and Kalamatianos, John. Tue .
"Implementing a micro-operation cache with compaction". United States. https://www.osti.gov/servlets/purl/1823995.
@article{osti_1823995,
title = {Implementing a micro-operation cache with compaction},
author = {Kotra, Jagadish B. and Kalamatianos, John},
abstractNote = {Systems, apparatuses, and methods for compacting multiple groups of micro-operations into individual cache lines of a micro-operation cache are disclosed. A processor includes at least a decode unit and a micro-operation cache. When a new group of micro-operations is decoded and ready to be written to the micro-operation cache, the micro-operation cache determines which set is targeted by the new group of micro-operations. If there is a way in this set that can store the new group without evicting any existing group already stored in the way, then the new group is stored into the way with the existing group(s) of micro-operations. Metadata is then updated to indicate that the new group of micro-operations has been written to the way. Additionally, the micro-operation cache manages eviction and replacement policy at the granularity of micro-operation groups rather than at the granularity of cache lines.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {5}
}
Works referenced in this record:
Microprocessor that translates conditional load/store instructions into variable number of microinstructions
patent, January 2016
- Henry, G. Glenn; Parks, Terry; Hooker, Rodney E.
- US Patent Document 9,244,686
Data cache rollbacks for failed speculative traces with memory operations
patent, February 2013
- Favor, John Gregory; Chan, Paul G.; Murphy, Graham Ricketson
- US Patent Document 8,370,609
Apparatus and method for handling BTAC branches that wrap across instruction cache lines
patent-application, January 2006
- Bean, Brent; Henry, G. Glenn; McDonald, Thomas C.
- US Patent Application 11/208302; 20060010310
Microinstruction controlled arithmetic control unit
patent, February 1987
- Sakamoto, Tsutomu
- US Patent Document 4,642,757
Method and apparatus for performing microcode paging during instruction execution in an instruction processor
patent, August 1998
- Johnson, David C.; Fuller, Douglas A.; Engelbrecht, Kenneth L.
- US Patent Document 5,796,972
Method and apparatus for modifying microcode in a distributed nodal network while the network continues operation
patent, July 1997
- Yeager, John D.; Ho, Lawrence; Stevens, Chester R.
- US Patent Document 5,649,112
Determining microcode entry points and prefix bytes using a parallel logic technique
patent, December 1998
- Miller, Paul K.; Mahalingaiah, Rupaka
- US Patent Document 5,845,102
Heterogeneous ISA Microprocessor that Preserves Non-ISA-Specific Configuration State When Reset to Different ISA
patent-application, October 2012
- Henry, G. Glenn; Parks, Terry; Hooker, Rodney E.
- US Patent Application 13/412914; 20120260066
Compressing microcode
patent, August 2006
- Hum, Herbert; Breternitz, Mauricio; Wu, Youfeng
- US Patent Document 7,095,342
Auxiliary Cache for Reducing Instruction Fetch and Decode Bandwidth Requirements
patent-application, October 2017
- Agron, Jason M.; Merrick, Alex; Mekkat, Vineeth
- US Patent Application 15/087786; 20170286110
Multiple-core processor with hierarchical microcode store
patent, June 2010
- Shen, Gene W.; Holloway, Bruce R.; Lie, Sean
- US Patent Document 7,743,232
Data processing system using object-based information and a protection scheme for determining access rights to such information and using multilevel microcode techniques
patent, February 1985
- Ahlstrom, John K.; Bachman, Brett L.; Belgard, Richard A.
- US Patent Document 4,498,132
Method and apparatus for inclusion of TLB entries in a micro-op cache of a processor
patent, July 2014
- Rappoport, Lihu; Koren, Chen; Sala, Franck
- US Patent Document 8,782,374
Cache Backed Vector Registers
patent-application, January 2013
- Gove, Darryl J.
- US Patent Application 13/187148; 20130024647
Hierarchical processor
patent-application, April 2007
- Glew, Andrew Forsyth
- US Patent Application 11/215833; 20070083735
Method and Apparatus for Virtualizing the Micro-Op Cache
patent-application, January 2020
- Kalamatianos, John; Kotra, Jagadish B.
- US Patent Application 16/034844; 20200019406
Master/slave sequencing processor
patent, July 1991
- Renner, Karl; Shanklin, John
- US Patent Document 5,036,453
Data processing system having unique multilevel microcode architecture
patent, February 1990
- Vora, Chandra; Wiser, Donald C.; Hecker, Mark B.
- US Patent Document 4,901,235
Pipelined Processor with Multi-Issue Microcode Unit Having Local Branch Decoder
patent-application, April 2018
- Bai, LongFei; Huang, Zhenhua; Yan, Mengmeng
- US Patent Application 15/332403; 20180095753
Apparatus and method for microcode patching for generating a next address
patent, October 2000
- Mahalingaiah, Rupaka; Miller, Paul K.
- US Patent Document 6,141,740
RISC architecture computer configured for emulation of the instruction set of a target computer
patent, November 1996
- Scantlin, Henry L.
- US Patent Document 5,574,927
Caching of microcode emulation memory
patent, June 2010
- Lauterbach, Gary; Holloway, Bruce R.; Butler, Michael G.
- US Patent Document 7,734,873
Digital data processing system having addressing means for translating operands into descriptors identifying data, plural multilevel microcode control means, and ability to execute a plurality of internal language dialects
patent, June 1984
- Ahlstrom, John K.; Bachman, Brett L.; Belgard, Richard A.
- US Patent Document 4,455,604
Speculative branch target address cache with selective override by secondary predictor based on branch instruction type
patent, January 2007
- Henry, G. Glenn; McDonald, Thomas C.
- US Patent Document 7,165,169
Method and apparatus for microcode loading in a multi-nodal network exhibiting distributed control
patent, September 1997
- Wang, David
- US Patent Document 5,671,356