Routing flits in a network-on-chip based on operating states of routers
Abstract
A system is described that includes an integrated circuit chip having a network-on-chip. The network-on-chip includes multiple routers arranged in a topology and a separate communication link coupled between each router and each of one or more neighboring routers of that router among the multiple routers in the topology. The integrated circuit chip also includes multiple nodes, each node coupled to a router of the multiple routers. When operating, a given router of the multiple routers keeps a record of operating states of some or all of the multiple routers and corresponding communication links. The given router then routes flits to destination nodes via one or more other routers of the multiple routers based at least in part on the operating states of the some or all of the multiple routers and the corresponding communication links.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1805618
- Patent Number(s):
- 10944693
- Application Number:
- 16/188,900
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 11/13/2018
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Bharadwaj, Srikant, and Das, Shomit N. Routing flits in a network-on-chip based on operating states of routers. United States: N. p., 2021.
Web.
Bharadwaj, Srikant, & Das, Shomit N. Routing flits in a network-on-chip based on operating states of routers. United States.
Bharadwaj, Srikant, and Das, Shomit N. Tue .
"Routing flits in a network-on-chip based on operating states of routers". United States. https://www.osti.gov/servlets/purl/1805618.
@article{osti_1805618,
title = {Routing flits in a network-on-chip based on operating states of routers},
author = {Bharadwaj, Srikant and Das, Shomit N.},
abstractNote = {A system is described that includes an integrated circuit chip having a network-on-chip. The network-on-chip includes multiple routers arranged in a topology and a separate communication link coupled between each router and each of one or more neighboring routers of that router among the multiple routers in the topology. The integrated circuit chip also includes multiple nodes, each node coupled to a router of the multiple routers. When operating, a given router of the multiple routers keeps a record of operating states of some or all of the multiple routers and corresponding communication links. The given router then routes flits to destination nodes via one or more other routers of the multiple routers based at least in part on the operating states of the some or all of the multiple routers and the corresponding communication links.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {3}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Method to Route Packets in a Distributed Direct Interconnect Network
patent-application, November 2016
- Oprea, Dan; Catana, Andrei; Neustadter, Udo
- US Patent Application 15/114722; 20160344618
Heterogeneous Soc Ip Core Placement in an Interconnect to Optimize Latency and Interconnect Performance
patent-application, November 2014
- Norige, Eric; Kumar, Sailesh
- US Patent Application 13/886753; 20140328208
Relay Device
patent-application, March 2012
- Yoshida, Atsushi; Yamaguchi, Takao; Ishii, Tomoki
- US Patent Application 13/227740; 20120057467
Dynamicallly Updating Routing Information While Avoiding Deadlocks and Preserving Packet Order After a Configuration Changes
patent-application, November 2012
- Godfrey, Aaron F.; Johns, Christopher B.
- US Patent Application 13/104799; 20120287821
Best Path Selecting Device, Best Path Selecting Method, and Program
patent-application, March 2011
- Yamaguchi, Takao; Yoshida, Atsushi; Ishii, Tomoki
- US Patent Application 12/994287; 20110069612
Credit Flow Control Scheme in a Router with Flexible Link Widths Utilizing Minimal Storage
patent-application, February 2013
- Guo, Liping; Jayasimha, Doddaballapur N.; Chan, Jeremy
- US Patent Application 13/219339; 20130051397
Configuration of a Cluster Server Using Cellular Automata
patent-application, November 2015
- James, Michael E.; Fricker, Jean-Philippe
- US Patent Application 14/461614; 20150333956
Configurable Router for a Network on Chip (NOC)
patent-application, March 2017
- Philip, Joji; Kumar, Sailesh
- US Patent Application 14/493018; 20170063625
Automatic Buffer Sizing for Optimal Network-on-chip Design
patent-application, March 2017
- Kumar, Sailesh
- US Patent Application 14/612807; 20170063734
Providing a Sideband Message Interface for System on a Chip (SoC)
patent-application, May 2013
- Adler, Robert P.; Tamari, Eran; Hunsaker, Mikal C.
- US Patent Application 13/306244; 20130138858
Integrated Circuit Design
patent-application, March 2019
- Gangwar, Anup; Agarwal, Nitin Kumar
- US Patent Application 15/711054; 20190087157
Pass-through Routing at Input/Output Nodes of a Cluster Server
patent-application, February 2015
- Lie, Sean; Botsford, Timothy; Xu, Min
- US Patent Application 14/271600; 20150036681
QoS in a System with End-to-end Flow Control and QoS Aware Buffer Allocation
patent-application, August 2015
- Kumar, Sailesh
- US Patent Application 14/185811; 20150236963
Systems and Methods for NoC Construction
patent-application, August 2018
- Raponi, Pier Giorgio; Kumar, Sailesh; Rao, Nishant
- US Patent Application 15/425919; 20180227215