Ion beam mill etch depth monitoring with nanometer-scale resolution
Abstract
A method for measuring conductance of a material real-time during etching/milling includes providing a fixture having a socket for receiving the material. The socket is attached to a printed circuit board (PCB) mounted on one side of a plate that has at least one opening for providing ion beam access to the material sample. Conductive probes extend from the other side of the PCB to contact and span a target area of the material. A measurement circuit in electrical communication with the probes measures the voltage produced when a current is applied across the material sample to measure changes in electrical properties of the sample over time.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1805403
- Patent Number(s):
- 10896803
- Application Number:
- 15/681,210
- Assignee:
- The Regents of the University of California (Oakland, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G01 - MEASURING G01B - MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS
G - PHYSICS G01 - MEASURING G01N - INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- DOE Contract Number:
- AC02-05CH11231
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 08/18/2017
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Cybart, Shane A., and Dynes, Robert C. Ion beam mill etch depth monitoring with nanometer-scale resolution. United States: N. p., 2021.
Web.
Cybart, Shane A., & Dynes, Robert C. Ion beam mill etch depth monitoring with nanometer-scale resolution. United States.
Cybart, Shane A., and Dynes, Robert C. Tue .
"Ion beam mill etch depth monitoring with nanometer-scale resolution". United States. https://www.osti.gov/servlets/purl/1805403.
@article{osti_1805403,
title = {Ion beam mill etch depth monitoring with nanometer-scale resolution},
author = {Cybart, Shane A. and Dynes, Robert C.},
abstractNote = {A method for measuring conductance of a material real-time during etching/milling includes providing a fixture having a socket for receiving the material. The socket is attached to a printed circuit board (PCB) mounted on one side of a plate that has at least one opening for providing ion beam access to the material sample. Conductive probes extend from the other side of the PCB to contact and span a target area of the material. A measurement circuit in electrical communication with the probes measures the voltage produced when a current is applied across the material sample to measure changes in electrical properties of the sample over time.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2021},
month = {1}
}
Works referenced in this record:
Removal of impurities from semiconductor device layers
patent-application, November 2009
- Simoen, Eddy; Vanhellemont, Jan
- US Patent Application 12/434441; 20090273010
Ion beam device
patent-application, June 2011
- Shichi, Hiroyasu; Matsubara, Shinichi; Saho, Norihide
- US Patent Application 12/995700; 20110147609
Method for adjusting feature size and position
patent-application, October 2008
- Wells, David H.
- US Patent Application 12/122974; 20080254627
Superconductor-insulator-superconductor Josephson tunnel junction and method therefor
patent, September 1998
- Sung, Gun Yong; Suh, Jeong-Dae
- US Patent Document 5,801,393
Method for fabrication of high aspect ratio trenches and formation of nanoscale features therefrom
patent, May 2017
- Dynes, Robert C.; Roediger, Peter; Wong, Travis J.
- US Patent Document 9,653,309
Mask material for reactive ion etching, mask and dry etching method
patent-application, July 2006
- Okawa, Shuichi; Hattori, Kazuhiro
- US Patent Application 10/553677; 20060166506
IC Tester using an electron beam capable of easily setting a probe card unit for wafers & packaged IC's to be tested
patent, July 1985
- Tojo, Toru; Sugihara, Kazuyoshi
- US Patent Document 4,532,423
Magnetic flux-to-voltage transducer based on josephson junction arrays
patent, February 2019
- Cybart, Shane A.; Wong, Travis J.; Dynes, Robert C.
- US Patent Document 10,205,081
Reactive sputter etching apparatus
patent, January 1982
- Boyd, Gary D.; Coldren, Larry A.; Storz, Frederick G.
- US Patent Document 4,309,267
Metallic thin film piezoresistive transduction in micromechanical and nanomechanical devices and its application in self-sensing SPM probes
patent-application, July 2005
- Tang, Hongxing; Li, Mo; Roukes, Michael L.
- US Patent Application 11/010578; 20050150280
Method for real-time monitoring the fabrication of magnetic memory units
patent-application, October 2007
- Wu, Jong-Ching; Horng, Lien-Hui; Hsu, Yi-Hom
- US Patent Application 11/397638; 20070235322
Sample Preparation
patent-application, August 2012
- Maas, Diederik Jan; Rudneva, Maria; van Veldhoven, Emile
- US Patent Application 13/233397; 20120199737
Method for making a superconductor device
patent, January 2006
- Clark, Gregory J.; Gambino, Richard J.; Koch, Roger Hilsen
- US Patent Document 6,982,240
Josephson junction
patent, May 1995
- Wendt, Joel R.; Plut, Thomas A.; Martens, Jon S.
- US Patent Document 5,411,937
Superconducting device having an thin superconducting channel formed of oxide superconducting material
patent, May 1995
- Inada, Hiroshi; Nakamura, Takao; Iiyama, Michitomo
- US Patent Document 5,416,072
Airgap-containing interconnect structure with patternable low-k material and method of fabricating
patent-application, July 2009
- Lin, Qinghuang
- US Patent Application 11/971470; 20090174067
Electrical Probe Apparatus for Measuring the Characteristics of Semiconductor Material
patent, May 1964
- Hutchins IV, Thomas B.; Myers, William C.; Deford, Jean F.
- US Patent Document 3,143,077
X-ray lithography mask and method for producing same
patent, May 1992
- Imai, Takahiro; Fujimori, Naoji
- US Patent Document 5,111,491
Multi-point probe
patent-application, March 2004
- Petersen, Christian Leth; Grey, Francois; Boggild, Peter
- US Patent Application 10/675886; 20040056674
Sequential lithographic methods to reduce stacking fault nucleation sites and structures having reduced stacking fault nucleation sites
patent-application, September 2005
- Hallin, Christer; Lendenmann, Heinz; Sumakeris, Joseph John
- US Patent Application 10/929911; 20050205872
Method for fabricating superconducting devices using a focused ion beam
patent, March 2019
- Cybart, Shane A.; Cho, Ethan Y.; Dynes, Robert C.
- US Patent Document 10,224,475
Silicon germanium mask for deep silicon etching
patent-application, September 2012
- Serry, Mohamed; Rubin, Andrew; Refaat, Mohamed
- US Patent Application 13/409868; 20120225557
Large area microstructure processing
patent, September 1979
- Wagner, Robert A.; Cheo, Peter K.
- US Patent Document 4,169,009
Devices using high T.sub.c superconductors
patent, June 1991
- Clark, Gregory J.; Gambino, Richard J.; Koch, Roger Hilsen
- US Patent Document 5,026,682
Nanoscale, spatially-controlled Ga doping of undoped transparent conducting oxide films
patent-application, September 2010
- Marks, Tobin J.; Hersam, Mark C.; Cortes, Norma E. S.
- US Patent Application 12/488931; 20100230814
Systems and Methods for Conforming Test Tooling to Integrated Circuit Device with Heater Socket
patent-application, October 2015
- Barabi, Nasser; Ho, Chee Wah; Tienzo, Joven R.
- US Patent Application 14/672159; 20150309114
Method for forming Josephson junction devices by radiation
patent, July 1993
- Shiraishi, Kensuke; Otoguro, Yasuo; Yano, Koichi
- US Patent Document 5,229,361