Method and apparatus for using compression to improve performance of low voltage caches

Kalamatianos, John; Ganapathy, Shrikanth; Das, Shomit N.; Tomei, Matthew

Title: Method and apparatus for using compression to improve performance of low voltage caches

Full Record
Other Related Research

Abstract

A method of operating a cache in a computing device includes, in response to receiving a memory access request at the cache, determining compressibility of data specified by the request, selecting in the cache a destination portion for storing the data based on the compressibility of the data and a persistent fault history of the destination portion, and storing a compressed copy of the data in a non-faulted subportion of the destination portion, wherein the persistent fault history indicates that the non-faulted subportion excludes any persistent faults.

Inventors:: Kalamatianos, John; Ganapathy, Shrikanth; Das, Shomit N.; Tomei, Matthew

Issue Date:: 2021-01-05

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1805360

Patent Number(s):: 10884940

Application Number:: 16/230,618

Assignee:: Advanced Micro Devices, Inc. (Santa Clara, CA)

DOE Contract Number:: AC52-07NA27344; B620717

Resource Type:: Patent

Resource Relation:: Patent File Date: 12/21/2018

Country of Publication:: United States

Language:: English

Citation Formats


                    Kalamatianos, John, Ganapathy, Shrikanth, Das, Shomit N., and Tomei, Matthew. Method and apparatus for using compression to improve performance of low voltage caches.  United States: N. p., 2021. 
        Web.

Copy to clipboard


                    Kalamatianos, John, Ganapathy, Shrikanth, Das, Shomit N., & Tomei, Matthew. Method and apparatus for using compression to improve performance of low voltage caches.  United States.

Copy to clipboard


                    Kalamatianos, John, Ganapathy, Shrikanth, Das, Shomit N., and Tomei, Matthew. Tue .  
        "Method and apparatus for using compression to improve performance of low voltage caches".  United States.  https://www.osti.gov/servlets/purl/1805360.

Copy to clipboard


                    
@article{osti_1805360,

  title        = {Method and apparatus for using compression to improve performance of low voltage caches},

  author       = {Kalamatianos, John and Ganapathy, Shrikanth and Das, Shomit N. and Tomei, Matthew},

  abstractNote = {A method of operating a cache in a computing device includes, in response to receiving a memory access request at the cache, determining compressibility of data specified by the request, selecting in the cache a destination portion for storing the data based on the compressibility of the data and a persistent fault history of the destination portion, and storing a compressed copy of the data in a non-faulted subportion of the destination portion, wherein the persistent fault history indicates that the non-faulted subportion excludes any persistent faults.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2021},

  month        = {1}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Methods, systems and apparatus for adjusting modulation index to improve linearity of phase voltage commands

Patent Gallegos-Lopez, Gabriel; Perisic, Milun; Kinoshita, Michael H.

Embodiments of the present invention relate to methods, systems and apparatus for controlling operation of a multi-phase machine in a motor drive system. The disclosed embodiments provide a mechanism for adjusting modulation index of voltage commands to improve linearity of the voltage commands.
Full Text Available
Device and method for cache utilization aware data compression

Patent Das, Shomit N.; Punniyamurthy, Kishore; Tomei, Matthew; ...

A processing device is provided which includes memory and at least one processor. The memory includes main memory and cache memory in communication with the main memory via a link. The at least one processor is configured to receive a request for a cache line and read the cache line from main memory. The at least one processor is also configured to compress the cache line according to a compression algorithm and, when the compressed cache line includes at least one byte predicted not to be accessed, drop the at least one byte from the compressed cache line based onmore » « less
Full Text Available
Method and apparatus for virtualizing the micro-op cache

Patent Kalamatianos, John; Kotra, Jagadish B.

Systems, apparatuses, and methods for virtualizing a micro-operation cache are disclosed. A processor includes at least a micro-operation cache, a conventional cache subsystem, a decode unit, and control logic. The decode unit decodes instructions into micro-operations which are then stored in the micro-operation cache. The micro-operation cache has limited capacity for storing micro-operations. When new micro-operations are decoded from pending instructions, existing micro-operations are evicted from the micro-operation cache to make room for the new micro-operations. Rather than being discarded, micro-operations evicted from the micro-operation cache are stored in the conventional cache subsystem. This prevents the original instruction from havingmore » « less
Full Text Available
Method and apparatus for controlling LCL converters using asymmetric voltage cancellation techniques

Patent Wu, Hunter; Sealy, Kylee Devro; Sharp, Bryan Thomas; ...

A method and apparatus for LCL resonant converter control utilizing Asymmetric Voltage Cancellation is described. The methods to determine the optimal trajectory of the control variables are discussed. Practical implementations of sensing load parameters are included. Simple PI, PID and fuzzy logic controllers are included with AVC for achieving good transient response characteristics with output current regulation.
Full Text Available
Method and apparatus for improving the performance of light emitting diodes

Patent Lowery, Christopher H [Fremont, CA]; McElfresh, David K [Union City, CA]; Burchet, Steve [Cedar Crest, NM]; ...

A method for increasing the resistance of a light emitting diode and other semiconductor devices to extremes of temperature is disclosed. During the manufacture of the light emitting diode, a liquid coating is applied to the light emitting die after the die has been placed in its lead frame. After the liquid coating has been placed on the die and its lead frames, a thermosetting encapsulant material is placed over the coating. The operation that cures the thermosetting material leaves the coating liquid intact. As the die and the encapsulant expand and contract at different rates with respect to changesmore » « less
Full Text Available

Similar Records