Byte select cache compression
Abstract
Techniques are disclosed for designing cache compression algorithms that control how data in caches are compressed. The techniques generate a custom “byte select algorithm” by applying repeated transforms applied to an initial compression algorithm until a set of suitability criteria is met. The suitability criteria include that the “cost” is below a threshold and that a metadata constraint is met. The “cost” is the number of blocks that can be compressed by an algorithm as compared with the “ideal” algorithm. The metadata constraint is the number of bits required for metadata.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1771715
- Patent Number(s):
- 10860489
- Application Number:
- 16/176,828
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 10/31/2018
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Das, Shomit N., Tomei, Matthew, and Wood, David A. Byte select cache compression. United States: N. p., 2020.
Web.
Das, Shomit N., Tomei, Matthew, & Wood, David A. Byte select cache compression. United States.
Das, Shomit N., Tomei, Matthew, and Wood, David A. Tue .
"Byte select cache compression". United States. https://www.osti.gov/servlets/purl/1771715.
@article{osti_1771715,
title = {Byte select cache compression},
author = {Das, Shomit N. and Tomei, Matthew and Wood, David A.},
abstractNote = {Techniques are disclosed for designing cache compression algorithms that control how data in caches are compressed. The techniques generate a custom “byte select algorithm” by applying repeated transforms applied to an initial compression algorithm until a set of suitability criteria is met. The suitability criteria include that the “cost” is below a threshold and that a metadata constraint is met. The “cost” is the number of blocks that can be compressed by an algorithm as compared with the “ideal” algorithm. The metadata constraint is the number of bits required for metadata.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2020},
month = {12}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
SC2: A statistical compression cache scheme
conference, June 2014
- Arelakis, Angelos; Stenstrom, Per
- 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)
HyComp: a hybrid cache compression method for selection of data-type-specific compression methods
conference, December 2015
- Arelakis, Angelos; Dahlgren, Fredrik; Stenstrom, Per
- MICRO-48: The 48th Annual IEEE/ACM International Symposium of Microarchitecture, Proceedings of the 48th International Symposium on Microarchitecture
Organizing Memory to Optimize Memory Accesses of Compressed Data
patent-application, May 2017
- Krishnamurthy, Praveen; Holmquist, Peter B.; Gandhi, Wishwesh
- US Patent Application 14/925922; 20170123978
System and method of designing instruction extensions to supplement an existing processor instruction set architecture
patent, December 2014
- Killian, Earl A.; Gonzalez, Ricardo E.; Dixit, Ashish B.
- US Patent Document 8,924,898
Efficient Storage of Individuals for Optimization Simulation
patent-application, May 2012
- Bell, Jr., Robert H.; Cantin, Jason F.
- US Patent Application 12/948850; 20120130928
System and Method of Designing Instruction Extensions to Supplement an Existing Processor Instruction Set Architecture
patent-application, October 2008
- Killian, Earl A.; Gonzalez, Richardo E.; Dixit, Ashish B.
- US Patent Application 12/135502; 20080244506
Skewed Compressed Caches
conference, December 2014
- Sardashti, Somayeh; Seznec, Andre; Wood, David A.
- 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
Toggle-Aware Compression for GPUs
journal, July 2015
- Pekhimenko, Gennady; Bolotin, Evgeny; OConnor, Mike
- IEEE Computer Architecture Letters, Vol. 14, Issue 2
Automated Processor Generation System for Designing a Configurable Processor and Method for the Same
patent-application, November 2003
- Killian, Earl A.; Gonzalez, Ricardo E.; Dixit, Ashih B.
- US Patent Application10/286496; 20030208723
Base-delta-immediate compression: practical data compression for on-chip caches
conference, January 2012
- Pekhimenko, Gennady; Seshadri, Vivek; Mutlu, Onur
- Proceedings of the 21st international conference on Parallel architectures and compilation techniques - PACT '12
Zero-content augmented caches
conference, January 2009
- Dusser, Julien; Piquet, Thomas; Seznec, André
- Proceedings of the 23rd international conference on Conference on Supercomputing - ICS '09
Yet Another Compressed Cache: A Low-Cost Yet Effective Compressed Cache
journal, September 2016
- Sardashti, Somayeh; Seznec, Andre; Wood, David A.
- ACM Transactions on Architecture and Code Optimization, Vol. 13, Issue 3
Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching
conference, January 2013
- Sardashti, Somayeh; Wood, David A.
- Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture - MICRO-46
Efficient storage of individuals for optimization simulation
patent, August 2013
- Bell, Jr., Robert H.; Cantin, Jason F.
- US Patent Document 8,515,882
Automated design of processor systems using feedback from internal measurements of candidate systems
patent, June 2002
- Schlansker, Michael; Kathail, Vinod K.; Snider, Greg
- US Patent Document 6,408,428
Automated processor generation system for designing a configurable processor and method for the same
patent, November 2002
- Killian, Earl A.; Gonzalez, Ricardo E.; Dixit, Ashish B.
- US Patent Document 6,477,683
Dictionary sharing: An efficient cache compression scheme for compressed caches
conference, October 2016
- Panda, Biswabandan; Seznec, Andre
- 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
Automated Processor Generation System for Designing a Configurable Processor and Method for the Same
patent-application, December 2004
- Killian, Earl A.; Gonzalez, Ricardo E.; Dixit, Ashish B.
- US Patent Application 10/884590; 20040250231