Memory page access counts based on page refresh
Abstract
A processing system tracks counts of accesses to memory pages using a set of counters located at the memory module that stores the pages, wherein the counts are adjusted at least in part based on refreshes of the memory pages. This approach allows a processing system to efficiently maintain the counts with relatively small counters and with relatively low overhead. Furthermore, the rate at which the counters are adjusted, relative to the page refreshes, is adjustable, so that the access counts are useful for a wide variety of application types.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1771506
- Patent Number(s):
- 10802977
- Application Number:
- 16/218,389
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 12/12/2018
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Mappouras, Georgios, Farmahini Farahani, Amin, and Jayasena, Nuwan. Memory page access counts based on page refresh. United States: N. p., 2020.
Web.
Mappouras, Georgios, Farmahini Farahani, Amin, & Jayasena, Nuwan. Memory page access counts based on page refresh. United States.
Mappouras, Georgios, Farmahini Farahani, Amin, and Jayasena, Nuwan. Tue .
"Memory page access counts based on page refresh". United States. https://www.osti.gov/servlets/purl/1771506.
@article{osti_1771506,
title = {Memory page access counts based on page refresh},
author = {Mappouras, Georgios and Farmahini Farahani, Amin and Jayasena, Nuwan},
abstractNote = {A processing system tracks counts of accesses to memory pages using a set of counters located at the memory module that stores the pages, wherein the counts are adjusted at least in part based on refreshes of the memory pages. This approach allows a processing system to efficiently maintain the counts with relatively small counters and with relatively low overhead. Furthermore, the rate at which the counters are adjusted, relative to the page refreshes, is adjustable, so that the access counts are useful for a wide variety of application types.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2020},
month = {10}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Apparatus and method for refreshing dram
patent-application, February 2013
- Yeh, Nan-Hsien
- US Patent Application 13/565789; 20130033950
Characterizing Memory Write References for Efficient Management of Hybrid PCM and DRAM Memory
conference, July 2011
- Lee, Soyoon; Bahn, Hyokyung; Noh, Sam H.
- Simulation of Computer and Telecommunication Systems (MASCOTS), 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems
Efficient page caching algorithm with prediction and migration for a hybrid main memory
journal, December 2011
- Seok, Hyunchul; Park, Youngwoo; Park, Ki-Woong
- ACM SIGAPP Applied Computing Review, Vol. 11, Issue 4
Page Placement Strategies for GPUs within Heterogeneous Memory Systems
journal, May 2015
- Agarwal, Neha; Nellans, David; Stephenson, Mark
- ACM SIGPLAN Notices, Vol. 50, Issue 4
Page placement in hybrid memory systems
conference, January 2011
- Ramos, Luiz E.; Gorbatov, Eugene; Bianchini, Ricardo
- Proceedings of the international conference on Supercomputing - ICS '11
Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support
conference, November 2010
- Dong, Xiangyu; Xie, Yuan; Muralimanohar, Naveen
- 2010 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Performance counters for computer memory
patent-application, May 2019
- Bennett, John G.; Tavallaei, Siamak
- US Patent Application 15/984219; 20190138437
Memory module with embedded access metadata
patent, April 2018
- Roberts, David A.; Blagodurov, Sergey
- US Patent Document 9,934,148
Low-Energy Heterogeneous Non-Volatile Memory Systems for Mobile Systems
journal, April 2005
- Lee, Hyung Gyu; Chang, Naehyuck
- Journal of Low Power Electronics, Vol. 1, Issue 1
Waterfall counters and an application to architectural vulnerability factor estimation
patent-application, June 2018
- Gupta, Manish; Sridharan, Vilas; Roberts, David A.
- US Patent Application 15/389573; 20180181492
PDRAM: a hybrid PRAM and DRAM main memory system
conference, January 2009
- Dhiman, Gaurav; Ayoub, Raid; Rosing, Tajana
- Proceedings of the 46th Annual Design Automation Conference on ZZZ - DAC '09