DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method and apparatus for maintaining data coherence in a non-uniform compute device

Abstract

A data processing apparatus includes one or more host processors with first processing units, one or more caches with second processing unit, a non-cache memory having a third processing unit and a reorder buffer operable to maintain data order during execution of a program of instructions. An instruction scheduler routes instructions to the processing units. Data coherence is maintained by control logic that blocks access to data locations in use by a selected processing unit other than the selected processing unit until data associated with the data locations are released from the reorder buffer. Data stored in the cache is written to the memory if it is already in a modified state, otherwise the state is set to the modified state. A memory controller may be used to restrict access to memory locations to be operated on.

Inventors:
; ;
Issue Date:
Research Org.:
ARM Ltd., Cambridge (United Kingdom)
Sponsoring Org.:
USDOE
OSTI Identifier:
1771480
Patent Number(s):
10795815
Application Number:
15/166,458
Assignee:
Arm Limited (Cambridge, GB)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
Resource Type:
Patent
Resource Relation:
Patent File Date: 05/27/2016
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Beard, Jonathan Curtis, Elsasser, Wendy Arnott, and Diestelhorst, Stephan. Method and apparatus for maintaining data coherence in a non-uniform compute device. United States: N. p., 2020. Web.
Beard, Jonathan Curtis, Elsasser, Wendy Arnott, & Diestelhorst, Stephan. Method and apparatus for maintaining data coherence in a non-uniform compute device. United States.
Beard, Jonathan Curtis, Elsasser, Wendy Arnott, and Diestelhorst, Stephan. Tue . "Method and apparatus for maintaining data coherence in a non-uniform compute device". United States. https://www.osti.gov/servlets/purl/1771480.
@article{osti_1771480,
title = {Method and apparatus for maintaining data coherence in a non-uniform compute device},
author = {Beard, Jonathan Curtis and Elsasser, Wendy Arnott and Diestelhorst, Stephan},
abstractNote = {A data processing apparatus includes one or more host processors with first processing units, one or more caches with second processing unit, a non-cache memory having a third processing unit and a reorder buffer operable to maintain data order during execution of a program of instructions. An instruction scheduler routes instructions to the processing units. Data coherence is maintained by control logic that blocks access to data locations in use by a selected processing unit other than the selected processing unit until data associated with the data locations are released from the reorder buffer. Data stored in the cache is written to the memory if it is already in a modified state, otherwise the state is set to the modified state. A memory controller may be used to restrict access to memory locations to be operated on.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2020},
month = {10}
}

Works referenced in this record:

Secondary reorder buffer microprocessor
patent, September 2003


DReAM: Dynamic Re-arrangement of Address Mapping to Improve the Performance of DRAMs
conference, October 2016

  • Ghasempour, Mohsen; Jaleel, Aamer; Garside, Jim D.
  • MEMSYS '16: The Second International Symposium on Memory Systems, Proceedings of the Second International Symposium on Memory Systems
  • https://doi.org/10.1145/2989081.2989102

Hierarchical reorder buffers for controlling speculative execution in a multi-cluster system
patent-application, March 2005


Systems and Methods for Instruction Entity Allocation and Scheduling on Multi-Processors
patent-application, May 2014


Non-stalling circular counterflow pipeline processor with recorder buffer
patent, February 2004


Line-oriented reorder buffer
patent-application, January 2002


A new perspective on processing-in-memory architecture design
conference, January 2013

  • Zhang, Dong Ping; Jayasena, Nuwan; Lyashevsky, Alexander
  • Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness - MSPC '13
  • https://doi.org/10.1145/2492408.2492418

Data Processing Apparatus and Method for Executing A Stream of Instructions Out of Order with Respect to Original Program Order
patent-application, October 2015


Configurable processor system unit
patent, October 2002


System and method for adjusting to drive specific criteria
patent, October 2013


Apparatus for Improving Single Thread Performance through Speculative Processing
patent-application, August 2008


Data processing device
patent-application, December 2002


Processing in memory: the Terasys massively parallel PIM array
journal, April 1995


Write-Only Dataless State for Maintaining Cache Coherency
patent-application, October 2013


Computational RAM: implementing processors in memory
journal, January 1999


Microservers: a new memory semantics for massively parallel computing
conference, January 1999


Cache Memory Architecture Having Reduce Tag Memory Size and Method of Operation Thereof
patent-application, April 2010


Dynamic Tag Allocation in a Multithreaded Out-of-Order Processor
patent-application, December 2010


Systems and Methods for Maintaining the Coherency of a Store Coalescing Cache and a Load Cache
patent-application, January 2014


Progressive sharing during a collaboration session
patent, November 2016


Dynamically-Selectable Vector Register Partitioning
patent-application, May 2010


Near-Data Processing: Insights from a MICRO-46 Workshop
journal, July 2014


PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture
conference, June 2015

  • Ahn, Junwhan; Yoo, Sungjoo; Mutlu, Onur
  • ISCA '15: The 42nd Annual International Symposium on Computer Architecture, Proceedings of the 42nd Annual International Symposium on Computer Architecture
  • https://doi.org/10.1145/2749469.2750385

Energy Efficient Multi-Modal Instruction Issue
patent-application, May 2015


Cache coherency protocol for a data processing system including a multi-level memory hierarchy
patent, February 2001


Employing Identifiers Provided by an Operating System of a Processing Environment to Optimize the Processing Environment
patent-application, March 2009


Method of executing programs in a network
patent, August 1999


Observation of Data in Persistent Memory
patent-application, December 2014