Sequence optimizations in a high-performance computing environment

Zhang, Yongzhi

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Sequence optimizations in a high-performance computing environment

Abstract

Embodiments are directed to techniques to determine dataflow graph instructions comprising one or more pick/switch instruction pairs and generate a reverse static single assignment graph based on the dataflow graph instructions, the reverse static single assignment graph comprising strongly connected components, each of the strongly connected components associated with at least one of the one or more pick/switch instruction pairs. Embodiments also include traversing the reverse static single assignment graph depth-first, and replace pick/switch instructions associated with strongly connected components having configuration values with compound instructions.

Inventors:: Zhang, Yongzhi

Issue Date:: 2020-09-15

Research Org.:: Intel Corp., Santa Clara, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1735264

Patent Number(s):: 10776087

Application Number:: 16/017,000

Assignee:: Intel Corporation (Santa Clara, CA)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F8/31 - {Programming languages or programming paradigms}
G06F8/433 - {Dependency analysis
G06F8/44 - {Encoding}
G06F8/443 - {Optimisation}
G06F8/4432 - {Reducing the energy consumption}

Show less

DOE Contract Number:: H98230-13-D-0124

Resource Type:: Patent

Resource Relation:: Patent File Date: 06/25/2018

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Zhang, Yongzhi. Sequence optimizations in a high-performance computing environment.  United States: N. p., 2020. 
        Web.

Copy to clipboard


                    Zhang, Yongzhi. Sequence optimizations in a high-performance computing environment.  United States.

Copy to clipboard


                    Zhang, Yongzhi. Tue .  
        "Sequence optimizations in a high-performance computing environment".  United States.  https://www.osti.gov/servlets/purl/1735264.

Copy to clipboard


                    
@article{osti_1735264,

  title        = {Sequence optimizations in a high-performance computing environment},

  author       = {Zhang, Yongzhi},

  abstractNote = {Embodiments are directed to techniques to determine dataflow graph instructions comprising one or more pick/switch instruction pairs and generate a reverse static single assignment graph based on the dataflow graph instructions, the reverse static single assignment graph comprising strongly connected components, each of the strongly connected components associated with at least one of the one or more pick/switch instruction pairs. Embodiments also include traversing the reverse static single assignment graph depth-first, and replace pick/switch instructions associated with strongly connected components having configuration values with compound instructions.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2020},

  month        = {9}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Compiler optimization
patent, April 2010

Kawahito, Motohiro; Komatsu, Hideaki
US Patent Document 7,707,568
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7707568

Apparatus, Methods, and Systems for Operations in a Configurable Spatial Accelerator
patent-application, February 2019

Fleming, JR., Kermin E.; Steely, JR., Simon C.; Glossop, Kent D.
US Patent Application 16/024854; 20190042513
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190042513

Parallelization Of Dataflow Actors With Local State
patent-application, February 2014

Von Platen, Carl; Xu, Charles Chen; Yuan, Song
US Patent Application 13/586820; 20140053129
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140053129

Localized, Incremental Single Static Assignment Update
patent-application, January 2008

Guo, Liang; Dutta, Swaroop V.; Trick, Andrew R.
US Patent Application 11/494142; 20080028380
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080028380

System and method for solving monotone information propagation problems
patent, July 1994

Choi, Jong-Deok; Cytron, Ron K.; Ferrante, Jeanne
US Patent Document 5,327,561
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5327561

Systems and methods to read, optimize, and verify byte codes for a multiplatform jit
patent, May 2008

Radigan, Jim J.
US Patent Document 7,370,321
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7370321

Vectorizing Combinations Of Program Operations
patent-application, October 2012

Yi, Haoran; Duggan, Brady C.; Dye, Robert E.
US Patent Application 13/076245; 20120254845
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120254845

Method, System, And Computer Program Product For Ranking Of Documents Using Link Analysis, With Remedies For Sinks
patent-application, March 2006

Canright, Geoffrey; Engo-Mosen, Kenth; Burgess, Mark
US Patent Application 10/918713; 20060059119
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060059119

Efficient Pipelining Of Synthesized Synchronous Circuits
patent-application, August 2004

Snider, Gregory S.
US Patent Application 10/775945; 20040163053
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040163053

Methods and Apparatus to Map Single Static Assignment Instructions onto a Data Flow Graph in a Data Flow Architecture
patent-application, April 2019

Zhang, Yongshi; Glossop, Kent D.
US Patent Application 15/721454; 20190102151
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190102151

Processors, Methods, and Systems for a Configurable Spatial Accelerator with Memory System Performance, Power Reduction, and Atomics Support Features
patent-application, January 2019

Adler, Michael C.; Chow, Chiachen; Crago, Neal C.
US Patent Application 15/640534; 20190004955
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190004955

Methods and apparatus for compiling instructions for a data processor
patent, October 2007

Fuhler, Richard A.; Pennello, Thomas J.; Jalkut, Michael Lee
US Patent Document 7,278,137
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7278137

Compiler Optimization
patent-application, December 2005

Kawahito, Motohiro; Komatsu, Hideaki
US Patent Application 11/133897; 20050268293
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050268293

Processors and Methods for Pipelined Runtime Services in a Spatial Array
patent-application, January 2019

Fleming, Kermin; Steely, Simon C.; Glossop, Kent D.
US Patent Application 15/640538; 20190004994
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190004994

Data Processing System Having Integrated Pipelined Array Data Processor
patent-application, April 2015

Vorbach, Martin; Becker, Jurgen; Weinhardt, Markus
US Patent Application 14/572643; 20150106596
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20150106596

Logic Circuit Generation Device and Method
patent-application, October 2016

Isshiki, Tsuyoshi
US Patent Application 15/103793; 20160299998
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160299998

Apparatus, Methods, and Systems for Conditional Queues in a Configurable Spatial Accelerator
patent-application, October 2019

Fleming, JR., Kermin E.; Zou, Ping; Diamond, Mitchell
US Patent Application 15/944761; 20190303168
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190303168

Processors and Methods for Privileged Configuration in a Spatial Array
patent-application, April 2019

Fleming, Kermin E.; Steely, Simon C.; Glossop, Kent D.
US Patent Application 15/721809; 20190102179
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20190102179

Compiling for multiple virtual machines targeting different processor architectures
patent, May 2004

Radigan, James J.
US Patent Document 6,738,967
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6738967

Cost-sensitive SSA-based strength reduction algorithm for a machine with predication support and segmented addresses
patent, September 2001

Santhanam, Vatsa
US Patent Document 6,286,135
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6286135

Method and Apparatus for Optimising Computer Program Code
patent-application, March 2016

Oprea, Mihai Daniel; Arbone, Ciprian; Ditu, Bogdan Florin
US Patent Application 14/531024; 20160062751
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20160062751

Similar Records in DOE Patents and OSTI.GOV collections:

Distributed metadata in a high performance computing environment

Patent Bent, John M.; Faibish, Sorin; Zhang, Zhenhua; ...

A computer-executable method, system, and computer program product for managing meta-data in a distributed storage system, wherein the distributed storage system includes one or more burst buffers enabled to operate with a distributed key-value store, the co computer-executable method, system, and computer program product comprising receiving a request for meta-data associated with a block of data stored in a first burst buffer of the one or more burst buffers in the distributed storage system, wherein the meta data is associated with a key-value, determining which of the one or more burst buffers stores the requested metadata, and upon determination thatmore » « less
Full Text Available
Burst buffer dynamic logical volume sizing in high performance computing environment

Patent Gooding, Thomas M.; Hermsmeier, David L.; Ma, Jin; ...

A method, data processing system and program product utilize dynamic logical storage volume sizing for burst buffers or other local storage for computing nodes to optimize job stage in, execution and/or stage out.
Full Text Available
Sequencing and fan-out mechanism for causing a set of at least two sequential instructions to be performed in a dataflow processing computer

Patent Grafe, Victor G [Corrales, NM]; Hoch, James E [Albuquerque, NM]

A sequencing and data fanout mechanism is provided for a dataflow processor is activated by an input token which causes a sequence of operations to occur by initiating a first instruction to act on data contained within the token and then executing a sequential thread of instructions identified by either a repeat count and an offset within the token, or by an offset within each preceding instruction.
Full Text Available
Performing optimized collective operations in an irregular subcommunicator of compute nodes in a parallel computer

Patent Davis, Kristan D.; Faraj, Daniel A.

In a parallel computer, performing optimized collective operations in an irregular subcommunicator of compute nodes may be carried out by: identifying, within the irregular subcommunicator, regular neighborhoods of compute nodes; selecting, for each neighborhood from the compute nodes of the neighborhood, a local root node; assigning each local root node to a node of a neighborhood-wide tree topology; mapping, for each neighborhood, the compute nodes of the neighborhood to a local tree topology having, at its root, the local root node of the neighborhood; and performing a one way, rooted collective operation within the subcommunicator including: performing, in one phase,more » « less
Full Text Available
Performing optimized collective operations in a irregular subcommunicator of compute nodes in a parallel computer

Patent Davis, Kristan Suzanne D.; Faraj, Daniel A.

In a parallel computer, performing optimized collective operations in an irregular subcommunicator of compute nodes may be carried out by: identifying, within the irregular subcommunicator, regular neighborhoods of compute nodes; selecting, for each neighborhood from the compute nodes of the neighborhood, a local root node; assigning each local root node to a node of a neighborhood-wide tree topology; mapping, for each neighborhood, the compute nodes of the neighborhood to a local tree topology having, at its root, the local root node of the neighborhood; and performing a one way, rooted collective operation within the subcommunicator including: performing, in one phase,more » « less
Full Text Available

Similar Records

Title: Sequence optimizations in a high-performance computing environment

Abstract

Citation Formats

Compiler optimization patent, April 2010

Apparatus, Methods, and Systems for Operations in a Configurable Spatial Accelerator patent-application, February 2019

Parallelization Of Dataflow Actors With Local State patent-application, February 2014

Localized, Incremental Single Static Assignment Update patent-application, January 2008

System and method for solving monotone information propagation problems patent, July 1994

Systems and methods to read, optimize, and verify byte codes for a multiplatform jit patent, May 2008

Vectorizing Combinations Of Program Operations patent-application, October 2012

Method, System, And Computer Program Product For Ranking Of Documents Using Link Analysis, With Remedies For Sinks patent-application, March 2006

Efficient Pipelining Of Synthesized Synchronous Circuits patent-application, August 2004

Methods and Apparatus to Map Single Static Assignment Instructions onto a Data Flow Graph in a Data Flow Architecture patent-application, April 2019

Processors, Methods, and Systems for a Configurable Spatial Accelerator with Memory System Performance, Power Reduction, and Atomics Support Features patent-application, January 2019

Methods and apparatus for compiling instructions for a data processor patent, October 2007

Compiler Optimization patent-application, December 2005

Processors and Methods for Pipelined Runtime Services in a Spatial Array patent-application, January 2019

Data Processing System Having Integrated Pipelined Array Data Processor patent-application, April 2015

Logic Circuit Generation Device and Method patent-application, October 2016

Apparatus, Methods, and Systems for Conditional Queues in a Configurable Spatial Accelerator patent-application, October 2019

Processors and Methods for Privileged Configuration in a Spatial Array patent-application, April 2019

Compiling for multiple virtual machines targeting different processor architectures patent, May 2004

Cost-sensitive SSA-based strength reduction algorithm for a machine with predication support and segmented addresses patent, September 2001

Method and Apparatus for Optimising Computer Program Code patent-application, March 2016

Compiler optimization
patent, April 2010

Apparatus, Methods, and Systems for Operations in a Configurable Spatial Accelerator
patent-application, February 2019

Parallelization Of Dataflow Actors With Local State
patent-application, February 2014

Localized, Incremental Single Static Assignment Update
patent-application, January 2008

System and method for solving monotone information propagation problems
patent, July 1994

Systems and methods to read, optimize, and verify byte codes for a multiplatform jit
patent, May 2008

Vectorizing Combinations Of Program Operations
patent-application, October 2012

Method, System, And Computer Program Product For Ranking Of Documents Using Link Analysis, With Remedies For Sinks
patent-application, March 2006

Efficient Pipelining Of Synthesized Synchronous Circuits
patent-application, August 2004

Methods and Apparatus to Map Single Static Assignment Instructions onto a Data Flow Graph in a Data Flow Architecture
patent-application, April 2019

Processors, Methods, and Systems for a Configurable Spatial Accelerator with Memory System Performance, Power Reduction, and Atomics Support Features
patent-application, January 2019

Methods and apparatus for compiling instructions for a data processor
patent, October 2007

Compiler Optimization
patent-application, December 2005

Processors and Methods for Pipelined Runtime Services in a Spatial Array
patent-application, January 2019

Data Processing System Having Integrated Pipelined Array Data Processor
patent-application, April 2015

Logic Circuit Generation Device and Method
patent-application, October 2016

Apparatus, Methods, and Systems for Conditional Queues in a Configurable Spatial Accelerator
patent-application, October 2019

Processors and Methods for Privileged Configuration in a Spatial Array
patent-application, April 2019

Compiling for multiple virtual machines targeting different processor architectures
patent, May 2004

Cost-sensitive SSA-based strength reduction algorithm for a machine with predication support and segmented addresses
patent, September 2001

Method and Apparatus for Optimising Computer Program Code
patent-application, March 2016