On-the fly scheduling of execution of dynamic hardware behaviors
Abstract
Methods for dynamically executing computer code across multiple disparate processing unit architectures are disclosed. During execution of a first portion of computer code on a first processing unit, it is determined that a first dynamic hardware behavior of a plurality of dynamic hardware behaviors will occur at a subsequent point in time, based on a second dynamic hardware behavior that is occurring. The methods include determining to execute code corresponding to the first dynamic hardware behavior on a second processing unit, rather than the first processing unit, and scheduling computer program code corresponding to the first dynamic hardware behavior to execute on the second processing unit rather than the first processing unit. Upon completion of execution of the computer code corresponding to the first dynamic hardware behavior, a remaining portion of the computer code is scheduled to execute on the first processing unit.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1735052
- Patent Number(s):
- 10719903
- Application Number:
- 15/852,404
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G - PHYSICS G06 - COMPUTING G06T - IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- DOE Contract Number:
- 7216497
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 12/22/2017
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Artico, Fausto, Brunheroto, Jose R., Garcia, Juan Gonzalez, and Gonzalez, Nelson Mimura. On-the fly scheduling of execution of dynamic hardware behaviors. United States: N. p., 2020.
Web.
Artico, Fausto, Brunheroto, Jose R., Garcia, Juan Gonzalez, & Gonzalez, Nelson Mimura. On-the fly scheduling of execution of dynamic hardware behaviors. United States.
Artico, Fausto, Brunheroto, Jose R., Garcia, Juan Gonzalez, and Gonzalez, Nelson Mimura. Tue .
"On-the fly scheduling of execution of dynamic hardware behaviors". United States. https://www.osti.gov/servlets/purl/1735052.
@article{osti_1735052,
title = {On-the fly scheduling of execution of dynamic hardware behaviors},
author = {Artico, Fausto and Brunheroto, Jose R. and Garcia, Juan Gonzalez and Gonzalez, Nelson Mimura},
abstractNote = {Methods for dynamically executing computer code across multiple disparate processing unit architectures are disclosed. During execution of a first portion of computer code on a first processing unit, it is determined that a first dynamic hardware behavior of a plurality of dynamic hardware behaviors will occur at a subsequent point in time, based on a second dynamic hardware behavior that is occurring. The methods include determining to execute code corresponding to the first dynamic hardware behavior on a second processing unit, rather than the first processing unit, and scheduling computer program code corresponding to the first dynamic hardware behavior to execute on the second processing unit rather than the first processing unit. Upon completion of execution of the computer code corresponding to the first dynamic hardware behavior, a remaining portion of the computer code is scheduled to execute on the first processing unit.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2020},
month = {7}
}
Works referenced in this record:
Automatic load balancing for heterogeneous cores
patent, July 2014
- Breternitz, Mauricio; Kaminski, Patryk; Lowery, Keith A.
- US Patent Document 8,782,645
Energy-aware task consolidation on graphics processing unit (GPU)
patent, February 2014
- Li, Dong; Byna, Surendra; Chakradhar, Srimat
- US Patent Document 8,643,656
Self-aligned structure and method for confining a melting point in a resistor random access memory
patent, August 2012
- Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu
- US Patent Document 8,243,494
Method of Forming Phase Change Material Layer and Method of Fabricating Phase Change Memory Device
patent-application, September 2010
- An, Hyeonggeun; Cho, Sunglae; Im, Dong-Hyun
- US Patent Application 12/659262; 20100227457
Single Crystal Phase Change Material
patent-application, May 2011
- Lam, Chung Hon; Schrott, Alejandro G.; Chen, Chieh-Fang
- US Patent Application 12/616492; 20110108792
Predicting Application Performance on Hardware Accelerators
patent-application, November 2015
- Baldini Soares, Ioana M.; Fink, Stephen J.
- US Patent Application 14/267547; 20150317563
Semiconductor and semiconductor manufacturing arrangements having a chalcogenide layer formed of columnar crystal grains perpendicular to a main substrate surface
patent, December 2009
- Matsui, Yuichi; Terao, Motoyasu; Takaura, Norikatsu
- US Patent Document 7,638,786
Bandwidth Estimation Circuit, Computer System, Method for Estimating and Predicting the Bandwidth and Computer Readable Program Product
patent-application, January 2017
- Krutsch, Robert Cristian; Gancev, Valentin-Adrian
- US Patent Application 15/039093; 20170026266
Phase change memory devices including phase change layer formed by selective growth methods and methods of manufacturing the same
patent, May 2013
- Shin, Woong-chul
- US Patent Document 8,445,318
Refresh Rate Matching with Predictive Time-Shift Compensation
patent-application, February 2017
- Law, Henry Hing; Kwong, Tung Chuen; Pan Chan, Benjamin Koon
- US Patent Application 14/831662; 20170053620
Multi-layer phase change material
patent, January 2017
- Miao, Xiangshui; Tong, Hao; Cheng, Xiaomin C.
- US Patent Document 9,543,510
Memory cell with post deposition method for regrowth of crystalline phase change material
patent, March 2014
- Schrott, Alejandro G.; Lam, Chung H.; Rossnagel, Stephen M.
- US Patent Document 8,680,501
Thermally insulated phase change memory manufacturing method
patent, January 2010
- Lung, Hsiang-Lan
- US Patent Document 7,642,123
SOC Performing Dynamic Voltage and Frequency Scaling Policies Using 3D Workload, and Method Using the Same
patent-application, March 2014
- Oh, Im Bum
- US Patent Application 14/016453; 20140063026