Dynamic adaptation of memory page management policy

Farmahini-Farahani, Amin; Breslow, Alexander D.; Jayasena, Nuwan S.

Title: Dynamic adaptation of memory page management policy

Full Record
Other Related Research

Abstract

Systems, apparatuses, and methods for determining preferred memory page management policies by software are disclosed. Software executing on one or more processing units generates a memory request. Software determines the preferred page management policy for the memory request based at least in part on the data access size and data access pattern of the memory request. Software conveys an indication of a preferred page management policy to a memory controller. Then, the memory controller accesses memory for the memory request using the preferred page management policy specified by software.

Inventors:: Farmahini-Farahani, Amin; Breslow, Alexander D.; Jayasena, Nuwan S.

Issue Date:: 2020-07-07

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1735009

Patent Number(s):: 10705972

Application Number:: 15/264,400

Assignee:: Advanced Micro Devices, Inc. (Santa Clara, CA)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F13/1668 - {Details of memory controller}
G06F13/00 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
G06F12/1009 - using page tables, e.g. page table structures

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
Y02D10/00 - Energy efficient computing

Show less

DOE Contract Number:: AC52-07NA27344

Resource Type:: Patent

Resource Relation:: Patent File Date: 09/13/2016

Country of Publication:: United States

Language:: English

Citation Formats


                    Farmahini-Farahani, Amin, Breslow, Alexander D., and Jayasena, Nuwan S. Dynamic adaptation of memory page management policy.  United States: N. p., 2020. 
        Web.

Copy to clipboard


                    Farmahini-Farahani, Amin, Breslow, Alexander D., & Jayasena, Nuwan S. Dynamic adaptation of memory page management policy.  United States.

Copy to clipboard


                    Farmahini-Farahani, Amin, Breslow, Alexander D., and Jayasena, Nuwan S. Tue .  
        "Dynamic adaptation of memory page management policy".  United States.  https://www.osti.gov/servlets/purl/1735009.

Copy to clipboard


                    
@article{osti_1735009,

  title        = {Dynamic adaptation of memory page management policy},

  author       = {Farmahini-Farahani, Amin and Breslow, Alexander D. and Jayasena, Nuwan S.},

  abstractNote = {Systems, apparatuses, and methods for determining preferred memory page management policies by software are disclosed. Software executing on one or more processing units generates a memory request. Software determines the preferred page management policy for the memory request based at least in part on the data access size and data access pattern of the memory request. Software conveys an indication of a preferred page management policy to a memory controller. Then, the memory controller accesses memory for the memory request using the preferred page management policy specified by software.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2020},

  month        = {7}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Single instruction multiple data page table walk scheduling at input output memory management unit

Patent Basu, Arkaprava; Van Tassell, Eric; Oskin, Mark; ...

A data processing system includes a memory and an input output memory management unit that is connected to the memory. The input output memory management unit is adapted to receive batches of address translation requests. The input output memory management unit has instructions that identify, from among the batches of address translation requests, a later batch having a lower number of memory access requests than an earlier batch, and selectively schedules access to a page table walker for each address translation request of a batch.
Full Text Available
Memory page access counts based on page refresh

Patent Mappouras, Georgios; Farmahini Farahani, Amin; Jayasena, Nuwan

A processing system tracks counts of accesses to memory pages using a set of counters located at the memory module that stores the pages, wherein the counts are adjusted at least in part based on refreshes of the memory pages. This approach allows a processing system to efficiently maintain the counts with relatively small counters and with relatively low overhead. Furthermore, the rate at which the counters are adjusted, relative to the page refreshes, is adjustable, so that the access counts are useful for a wide variety of application types.
Full Text Available
Paging memory from random access memory to backing storage in a parallel computer

Patent Archer, Charles J; Blocksome, Michael A; Inglett, Todd A; ...

Paging memory from random access memory (`RAM`) to backing storage in a parallel computer that includes a plurality of compute nodes, including: executing a data processing application on a virtual machine operating system in a virtual machine on a first compute node; providing, by a second compute node, backing storage for the contents of RAM on the first compute node; and swapping, by the virtual machine operating system in the virtual machine on the first compute node, a page of memory from RAM on the first compute node to the backing storage on the second compute node.
Full Text Available
Optimizing TLB entries for mixed page size storage in contiguous memory

Patent Chen, Dong; Gara, Alan; Giampapa, Mark E.; ...

A system and method for accessing memory are provided. The system comprises a lookup buffer for storing one or more page table entries, wherein each of the one or more page table entries comprises at least a virtual page number and a physical page number; a logic circuit for receiving a virtual address from said processor, said logic circuit for matching the virtual address to the virtual page number in one of the page table entries to select the physical page number in the same page table entry, said page table entry having one or more bits set to excludemore » a memory range from a page.« less
Full Text Available
Hot page selection in multi-level memory hierarchies

Patent Blagodurov, Sergey; Loh, Gabriel H.; Meswani, Mitesh R.

Systems, apparatuses, and methods for sorting memory pages in a multi-level heterogeneous memory architecture. The system may classify pages into a first “hot” category or a second “cold” category. The system may attempt to place the “hot” pages into the memory level(s) closest to the systems' processor cores. The system may track parameters associated with each page, with the parameters including number of accesses, types of accesses, power consumed per access, temperature, wearability, and/or other parameters. Based on these parameters, the system may generate a score for each page. Then, the system may compare the score of each page tomore »« less
Full Text Available

Similar Records