Apparatus and method for neighborhood-aware virtual to physical address translations

Lebeane, Michael W.; Shin, Seunghee

Title: Apparatus and method for neighborhood-aware virtual to physical address translations

Abstract

An apparatus and method performs neighborhood-aware virtual to physical address translations. A coalescing opportunity for a first virtual address is determined, based on completing a memory access corresponding to a page walk for a second virtual address. Metadata corresponding to the first virtual address is provided to a page table walk buffer based on the coalescing opportunity and a page walk for the first virtual address is performed based on the metadata corresponding to the first virtual address.

Inventors:: Lebeane, Michael W.; Shin, Seunghee

Issue Date:: 2020-06-16

Research Org.:: Advanced Micro Devices, Inc., Santa Clara, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1651022

Patent Number(s):: 10684957

Application Number:: 16/110,062

Assignee:: Advanced Micro Devices, Inc. (Santa Clara, CA)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F12/0811 - with multilevel cache hierarchies
G06F12/10 - Address translation
G06F12/1009 - using page tables, e.g. page table structures
G06F12/1027 - using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
G06F12/1072 - Decentralised address translation, e.g. in distributed shared memory systems
G06F12/1081 - for peripheral access to main memory, e.g. direct memory access [DMA]
G06F2212/1024 - Latency reduction
G06F2212/65 - Details of virtual memory and virtual address translation
G06F2212/651 - Multi-level translation tables
G06F2212/654 - Look-ahead translation
G06F2212/68 - Details of translation look-aside buffer [TLB]
G06F2212/681 - Multi-level TLB, e.g. microTLB and main TLB
G06F2212/684 - TLB miss handling

Show less

DOE Contract Number:: AC52-07NA27344

Resource Type:: Patent

Resource Relation:: Patent File Date: 08/23/2018

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Lebeane, Michael W., and Shin, Seunghee. Apparatus and method for neighborhood-aware virtual to physical address translations.  United States: N. p., 2020. 
        Web.

Copy to clipboard


                    Lebeane, Michael W., & Shin, Seunghee. Apparatus and method for neighborhood-aware virtual to physical address translations.  United States.

Copy to clipboard


                    Lebeane, Michael W., and Shin, Seunghee. Tue .  
        "Apparatus and method for neighborhood-aware virtual to physical address translations".  United States.  https://www.osti.gov/servlets/purl/1651022.

Copy to clipboard


                    
@article{osti_1651022,

  title        = {Apparatus and method for neighborhood-aware virtual to physical address translations},

  author       = {Lebeane, Michael W. and Shin, Seunghee},

  abstractNote = {An apparatus and method performs neighborhood-aware virtual to physical address translations. A coalescing opportunity for a first virtual address is determined, based on completing a memory access corresponding to a page walk for a second virtual address. Metadata corresponding to the first virtual address is provided to a page table walk buffer based on the coalescing opportunity and a page walk for the first virtual address is performed based on the metadata corresponding to the first virtual address.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2020},

  month        = {6}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Identification and consolidation of page table entries
patent, July 2015

Bybell, Anthony J.; Gschwind, Michael K.
US Patent Document 9,086,988
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9086988

On-the fly TLB coalescing
patent, August 2013

Thelen, Greg
US Patent Document 8,516,221
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8516221

Techniques for servicing fetch requests utilizing coalesing page table entries
patent, December 2013

Yuan, Lingfeng
US Patent Document 8,601,223
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8601223

Apparatus and method for maintaining address translation data within an address translation cache
patent, January 2019

Raja, Abhishek
US Patent Document 10,191,853
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/10191853

Similar Records in DOE Patents and OSTI.GOV collections:

Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests

Patent Gala, Alan; Ohmacht, Martin

A multiprocessor system includes nodes. Each node includes a data path that includes a core, a TLB, and a first level cache implementing disambiguation. The system also includes at least one second level cache and a main memory. For thread memory access requests, the core uses an address associated with an instruction format of the core. The first level cache uses an address format related to the size of the main memory plus an offset corresponding to hardware thread meta data. The second level cache uses a physical main memory address plus software thread meta data to store the memorymore » « less
Full Text Available
Dual axis translation apparatus and system for translating an optical beam and related method

Patent Cassidy, Kelly [Manteca, CA]

A dual axis translation device and system in accordance with this invention, for translating an optical beam along both an x-axis and a y-axis which are perpendicular to one another, has a beam directing means acting on said optical beam for directing the beam along a particular path transverse to said x and y axes. An arrangement supporting said beam directing means for movement in the x and y direction within a given plane is provided. The arrangement includes a first means for translating said beam directing means along the x-axis in said given plane in order to translate themore » « less
Full Text Available
Method and apparatus for selective and power-aware memory error protection and memory management

Patent Andrade Costa, Carlos H.; Cher, Chen-Yong; Park, Yoonho; ...

A method for providing selective memory error protection responsive to a predictable failure notification associated with at least one portion of a memory in a computing system includes: obtaining an active error correcting code (ECC) configuration corresponding to the portion of the memory; determining whether the active ECC configuration is sufficient to correct at least one error in the portion of the memory affected by the predictable failure notification; when the active ECC configuration is insufficient to correct the error, determining whether data corruption can be tolerated by an application running on the computing system; when data corruption cannot bemore » « less
Full Text Available
Method and apparatus for temperature-gradient aware data-placement for 3D stacked DRAMs

Patent Kotra, Jagadish B.; Rao, Karthik; Greathouse, Joseph L.

A system including a stack of two or more layers of volatile memory, such as layers of a 3D stacked DRAM memory, places data in the stack based on a temperature or a refresh rate. When a threshold is exceeded, data are moved from a first region to a second region in the stack, the second region having one or both of a second temperature lower than a first temperature of the first region or a second refresh rate lower than a first refresh rate of the first region.
Full Text Available
Method and apparatus for virtualizing the micro-op cache

Patent Kalamatianos, John; Kotra, Jagadish B.

Systems, apparatuses, and methods for virtualizing a micro-operation cache are disclosed. A processor includes at least a micro-operation cache, a conventional cache subsystem, a decode unit, and control logic. The decode unit decodes instructions into micro-operations which are then stored in the micro-operation cache. The micro-operation cache has limited capacity for storing micro-operations. When new micro-operations are decoded from pending instructions, existing micro-operations are evicted from the micro-operation cache to make room for the new micro-operations. Rather than being discarded, micro-operations evicted from the micro-operation cache are stored in the conventional cache subsystem. This prevents the original instruction from havingmore » « less
Full Text Available

Similar Records

Title: Apparatus and method for neighborhood-aware virtual to physical address translations

Abstract

Citation Formats

Identification and consolidation of page table entries patent, July 2015

On-the fly TLB coalescing patent, August 2013

Techniques for servicing fetch requests utilizing coalesing page table entries patent, December 2013

Apparatus and method for maintaining address translation data within an address translation cache patent, January 2019

Identification and consolidation of page table entries
patent, July 2015

On-the fly TLB coalescing
patent, August 2013

Techniques for servicing fetch requests utilizing coalesing page table entries
patent, December 2013

Apparatus and method for maintaining address translation data within an address translation cache
patent, January 2019