Memory access system

James, Conrad D.; Quach, Tu-Thach; Agarwal, Sapan; Aimone, James Bradley

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Memory access system

Abstract

A method and system for accessing a memory for a data processing system. The method comprises sending a read request for a plurality of locations in the memory to read the plurality of locations in parallel based on an upper bound for reading the memory. The upper bound for a number of locations is based on a group of constraints for the memory. The method receives a summed value of a plurality of memory values in the plurality of locations in the memory.

Inventors:: James, Conrad D.; Quach, Tu-Thach; Agarwal, Sapan; Aimone, James Bradley

Issue Date:: Tue May 12 00:00:00 EDT 2020

Research Org.:: Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1650900

Patent Number(s):: 10649663

Application Number:: 15/665,075

Assignee:: National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F12/1441 - {for a range}
G06F2212/1052 - Security improvement
G06F3/061 - {Improving I/O performance}
G06F3/0638 - {Organizing or formatting or addressing of data}
G06F3/0679 - {Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]}
G06F9/52 - Program synchronisation

H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
H03M7/3062 - {Compressive sampling or sensing}

Show less

DOE Contract Number:: NA0003525

Resource Type:: Patent

Resource Relation:: Patent File Date: 07/31/2017

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    James, Conrad D., Quach, Tu-Thach, Agarwal, Sapan, and Aimone, James Bradley. Memory access system.  United States: N. p., 2020. 
        Web.

Copy to clipboard


                    James, Conrad D., Quach, Tu-Thach, Agarwal, Sapan, & Aimone, James Bradley. Memory access system.  United States.

Copy to clipboard


                    James, Conrad D., Quach, Tu-Thach, Agarwal, Sapan, and Aimone, James Bradley. Tue .  
        "Memory access system".  United States.  https://www.osti.gov/servlets/purl/1650900.

Copy to clipboard


                    
@article{osti_1650900,

  title        = {Memory access system},

  author       = {James, Conrad D. and Quach, Tu-Thach and Agarwal, Sapan and Aimone, James Bradley},

  abstractNote = {A method and system for accessing a memory for a data processing system. The method comprises sending a read request for a plurality of locations in the memory to read the plurality of locations in parallel based on an upper bound for reading the memory. The upper bound for a number of locations is based on a group of constraints for the memory. The method receives a summed value of a plurality of memory values in the plurality of locations in the memory.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {Tue May 12 00:00:00 EDT 2020},

  month        = {Tue May 12 00:00:00 EDT 2020}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Method for Reconstructing Sparse Signals from Distorted Measurements
patent-application, May 2011

Boufounos, Petros T.
US Patent Application 12/609217; 20110101957
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110101957

Page Mode Access for Non-Volatile Memory Arrays
patent-application, November 2007

Parkinson, Ward; Fuji, Yukio
US Patent Application 11/380612; 20070253242
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070253242

Compressive sensing systems and related methods
patent, July 2018

Wang-Roveda, Janet M.; Powers, Linda S.
US Patent Document 10,013,384
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/10013384

Configurable receiver and a method for configuring a receiver
patent, July 2011

Kutz, Gideon Shlomo; Chass, Amir; Gubeskys, Arik
US Patent Document 7,978,757
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7978757

Adjusting target values of resistive memory devices
patent, July 2018

Buchanan, Brent; Zheng, Le; Strachan, John Paul
US Patent Document 10,037,804
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/10037804

Data Replication System
patent-application, February 2013

Mutalik, Madhav; Provenzano, Christopher A.; Abercrombie, Philip J.
US Patent Application 13/564502; 20130042083
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20130042083

Coding for Crossbar Architecture
patent-application, December 2012

Ordentlich, Erik; Roth, Ron M.
US Patent Application 13/383644; 20120324140
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120324140

Transactional Memory That Performs a CAMR 32-Bit Lookup Operation
patent-application, March 2014

Stark, Gavin J.
US Patent Application 13/598448; 20140068174
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20140068174

Memcapacitive Cross-Bar Array for Determining a Dot Product
patent-application, November 2017

Ge, Ning; Strachan, John Paul; Yang, Jianhua
US Patent Application 15/522344; 20170323677
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170323677

Assigning Redundancy in Encoding Data onto Crossbar Memory Arrays
patent-application, July 2017

Muralimanohar, Naveen; Ordentlich, Erik; Sharma, Amit S.
US Patent Application 15/320852; 20170199786
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20170199786

Experimental Design and Statistical Modeling Tool for Workload Characterization
patent-application, January 2004

Gluhovsky, Ilya; O'Krafka, Brian W.
US Patent Application 10/188789; 20040006453
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040006453

Similar Records in DOE Patents and OSTI.GOV collections:

Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Patent Ohmacht, Martin

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
Full Text Available
Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Patent Ohmacht, Martin

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
Full Text Available
Using predictions of outcomes of cache memory access requests for controlling whether a request generator sends memory access requests to a memory in parallel with cache memory access requests

Patent Yin, Jieming; Eckert, Yasuko; Poremba, Matthew R.; ...

An electronic device handles memory access requests for data in a memory. The electronic device includes a memory controller for the memory, a last-level cache memory, a request generator, and a predictor. The predictor determines a likelihood that a cache memory access request for data at a given address will hit in the last-level cache memory. Based on the likelihood, the predictor determines: whether a memory access request is to be sent by the request generator to the memory controller for the data in parallel with the cache memory access request being resolved in the last-level cache memory, and, whenmore » « less
Full Text Available
Prioritizing local and remote memory access in a non-uniform memory access architecture

Patent Boyer, Michael W.; Kayiran, Onur; Eckert, Yasuko; ...

A miss in a cache by a thread in a wavefront is detected. The wavefront includes a plurality of threads that are executing a memory access request concurrently on a corresponding plurality of processor cores. A priority is assigned to the thread based on whether the memory access request is addressed to a local memory or a remote memory. The memory access request for the thread is performed based on the priority. In some cases, the cache is selectively bypassed depending on whether the memory access request is addressed to the local or remote memory. A cache block is requestedmore » « less
Full Text Available
Memory access response merging in a memory hierarchy

Patent Kayiran, Onur; Eckert, Yasuko; Oskin, Mark Henry; ...

A system and method for efficiently processing memory requests are described. A computing system includes multiple compute units, multiple caches of a memory hierarchy and a communication fabric. A compute unit generates a memory access request that misses in a higher level cache, which sends a miss request to a lower level shared cache. During servicing of the miss request, the lower level cache merges identification information of multiple memory access requests targeting a same cache line from multiple compute units into a merged memory access response. The lower level shared cache continues to insert information into the merged memorymore » « less
Full Text Available

Similar Records

Title: Memory access system

Abstract

Citation Formats

Method for Reconstructing Sparse Signals from Distorted Measurements patent-application, May 2011

Page Mode Access for Non-Volatile Memory Arrays patent-application, November 2007

Compressive sensing systems and related methods patent, July 2018

Configurable receiver and a method for configuring a receiver patent, July 2011

Adjusting target values of resistive memory devices patent, July 2018

Data Replication System patent-application, February 2013

Coding for Crossbar Architecture patent-application, December 2012

Transactional Memory That Performs a CAMR 32-Bit Lookup Operation patent-application, March 2014

Memcapacitive Cross-Bar Array for Determining a Dot Product patent-application, November 2017

Assigning Redundancy in Encoding Data onto Crossbar Memory Arrays patent-application, July 2017

Experimental Design and Statistical Modeling Tool for Workload Characterization patent-application, January 2004

Method for Reconstructing Sparse Signals from Distorted Measurements
patent-application, May 2011

Page Mode Access for Non-Volatile Memory Arrays
patent-application, November 2007

Compressive sensing systems and related methods
patent, July 2018

Configurable receiver and a method for configuring a receiver
patent, July 2011

Adjusting target values of resistive memory devices
patent, July 2018

Data Replication System
patent-application, February 2013

Coding for Crossbar Architecture
patent-application, December 2012

Transactional Memory That Performs a CAMR 32-Bit Lookup Operation
patent-application, March 2014

Memcapacitive Cross-Bar Array for Determining a Dot Product
patent-application, November 2017

Assigning Redundancy in Encoding Data onto Crossbar Memory Arrays
patent-application, July 2017

Experimental Design and Statistical Modeling Tool for Workload Characterization
patent-application, January 2004