Dynamically adapting mechanism for translation lookaside buffer shootdowns
Abstract
An operating system (OS) of a processing system having a plurality of processor cores determines a cost associated with different mechanisms for performing a translation lookaside buffer (TLB) shootdown in response to, for example, a virtual address being remapped to a new physical address, and selects a TLB shootdown mechanism to purge outdated or invalid address translations from the TLB based on the determined cost. In some embodiments, the OS selects an inter-processor interrupt (IPI) as the TLB shootdown mechanism if the cost associated with sending an IPI is less than a threshold cost. In some embodiments, the OS compares the cost of using an IPI as the TLB shootdown mechanism versus the cost of sending a hardware broadcast to all processor cores of the processing system as the shootdown mechanism and selects the shootdown mechanism having the lower cost.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1632526
- Patent Number(s):
- 10552339
- Application Number:
- 16/005,882
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 06/12/2018
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING; 42 ENGINEERING
Citation Formats
Basu, Arkaprava, and Greathouse, Joseph L. Dynamically adapting mechanism for translation lookaside buffer shootdowns. United States: N. p., 2020.
Web.
Basu, Arkaprava, & Greathouse, Joseph L. Dynamically adapting mechanism for translation lookaside buffer shootdowns. United States.
Basu, Arkaprava, and Greathouse, Joseph L. Tue .
"Dynamically adapting mechanism for translation lookaside buffer shootdowns". United States. https://www.osti.gov/servlets/purl/1632526.
@article{osti_1632526,
title = {Dynamically adapting mechanism for translation lookaside buffer shootdowns},
author = {Basu, Arkaprava and Greathouse, Joseph L.},
abstractNote = {An operating system (OS) of a processing system having a plurality of processor cores determines a cost associated with different mechanisms for performing a translation lookaside buffer (TLB) shootdown in response to, for example, a virtual address being remapped to a new physical address, and selects a TLB shootdown mechanism to purge outdated or invalid address translations from the TLB based on the determined cost. In some embodiments, the OS selects an inter-processor interrupt (IPI) as the TLB shootdown mechanism if the cost associated with sending an IPI is less than a threshold cost. In some embodiments, the OS compares the cost of using an IPI as the TLB shootdown mechanism versus the cost of sending a hardware broadcast to all processor cores of the processing system as the shootdown mechanism and selects the shootdown mechanism having the lower cost.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2020},
month = {2}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Detection of Conflicts between Transactions and Page Shootdowns
patent-application, March 2014
- Cain III, Harold W.; Le, Hung Q.; Lloyd, Bryan
- US Patent Application 13/606743; 20140075151
System and Method for Memory Synchronization of a Multi-Core System
patent-application, November 2017
- Iliopoulos, Antonios; Goikhman, Shay; Levy, Eliezer
- US Patent Application 15/669547; 20170337256
Enhanced Shadow Page Table Algorithms
patent-application, November 2006
- Traut, Eric P.; Hendel, Matthew D.; Vega, Rene Antonio
- US Patent Application 11/128665; 20060259732
Efficient Flushing of Translation Lookaside Buffers in a Multiprocessor Environment
patent-application, June 2008
- Ganguly, Shuvabrata
- US Patent Application 11/635105; 20080140897
Detection of Conflicts between Transactions and Page Shootdowns
patent-application, April 2014
- Cain III, Harold W.; Le, Hung Q.; Lloyd, Bryan
- US Patent Application 13/656224; 20140115297
Memory Management Unit and Operating Method Thereof
patent-application, December 2016
- Koh, Kwang Won
- US Patent Application 15/178184; 20160371196
Multi-Core Heterogeneous System Translation Lookaside Buffer Coherency
patent-application, April 2015
- Shen, Jian; Chua-Eoan, Lew Go
- US Patent Application 14/046341; 20150100753