DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: High performance context switching for virtualized FPGA accelerators

Abstract

A hardware context manager in a field-programmable gate array (FPGA) device includes configuration logic configured to program one or more programming regions in the FPGA device based on configuration data for implementing a target configuration of the one or more programming regions. Context management logic in the hardware context manager is coupled with the configuration logic and saves a first context corresponding to the target configuration by retrieving first state information from the set of one or more programming regions, where the first state information is generated based on the target configuration, and storing the retrieved first state information in a context memory. The context management logic restores the first context by transferring the first state information from the context memory to the one or more programming regions, and causing the configuration logic to program the one or more programming regions based on the configuration data.

Inventors:
; ;
Issue Date:
Research Org.:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1632471
Patent Number(s):
10540200
Application Number:
15/809,940
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
AC52-07NA27344; B620717
Resource Type:
Patent
Resource Relation:
Patent File Date: 11/10/2017
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING; 42 ENGINEERING

Citation Formats

Cheng, Kevin Y., Roberts, David A., and Brantley, William C. High performance context switching for virtualized FPGA accelerators. United States: N. p., 2020. Web.
Cheng, Kevin Y., Roberts, David A., & Brantley, William C. High performance context switching for virtualized FPGA accelerators. United States.
Cheng, Kevin Y., Roberts, David A., and Brantley, William C. Tue . "High performance context switching for virtualized FPGA accelerators". United States. https://www.osti.gov/servlets/purl/1632471.
@article{osti_1632471,
title = {High performance context switching for virtualized FPGA accelerators},
author = {Cheng, Kevin Y. and Roberts, David A. and Brantley, William C.},
abstractNote = {A hardware context manager in a field-programmable gate array (FPGA) device includes configuration logic configured to program one or more programming regions in the FPGA device based on configuration data for implementing a target configuration of the one or more programming regions. Context management logic in the hardware context manager is coupled with the configuration logic and saves a first context corresponding to the target configuration by retrieving first state information from the set of one or more programming regions, where the first state information is generated based on the target configuration, and storing the retrieved first state information in a context memory. The context management logic restores the first context by transferring the first state information from the context memory to the one or more programming regions, and causing the configuration logic to program the one or more programming regions based on the configuration data.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2020},
month = {1}
}

Works referenced in this record:

Compression and decompression of configuration data using repeated data frames
patent, March 2011


Architecture of field-programmable gate arrays
journal, July 1993


Reprogrammable instruction set accelerator
patent, April 1998


Run-time support for heterogeneous multitasking on reconfigurable SoCs
journal, October 2004


FPGA and CPLD architectures: a tutorial
journal, July 1996


Controlling Fair Bandwidth Allocation Efficiently
patent-application, July 2016


Method and Apparatus for Providing Context Switching of Logic in an Integrated Circuit
patent-application, May 2007


3D integrated circuits using thick metal for backside connections and offset bumps
patent, August 2008


System and Method for Performing Primitive Tasks Using Specialized Processors
patent-application, October 2016


Die-Stacked Memory Device with Reconfigurable Logic
patent-application, June 2015


Reconfigurable Cloud Computing
patent-application, November 2013


Partial Dynamic Reconfiguration in a Multi-FPGA Clustered Architecture Based on Linux
conference, March 2007


Hierarchical Staging Areas for Scheduling Threads for Execution
patent-application, April 2015


An Enhanced Relocation Manager to Speedup Core Allocation in FPGA-based Reconfigurable Systems
conference, May 2012

  • Santambrogio, M. D.; Cancare, F.; Cattaneo, R.
  • 2012 26th IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum
  • https://doi.org/10.1109/IPDPSW.2012.41

System and Method for Computations Utilizing Optimized Earth Model Representations
patent-application, October 2012


Virtual FPGA management and optimization system
patent, December 2018


Configuration Data Feeding Device
patent-application, March 2010


Redundancy structures and methods in a programmable logic device
patent, February 2007


Efficient Integrated Circuits Configuration Data Management
patent-application, March 2017